\$3.95


Fairchild Advanced Schottky TTL

FAIRCHILD
A Schlumberger Company

HANDLING PRECAUTIONS FOR SEMICONDUCTOR COMPONENTS

The following handling precautions should be observed for oxide isolation, shallow junction processed parts, such as FAST or 100K ECL:

- 1. All Fairchild devices are shipped in conducting foam or antistatic tubes. When they are removed for inspection or assembly, proper precautions should be used.
- 2. Fairchild devices, after removal from their shipping material, should be placed leads down on a grounded surface. Under no circumstances should they be placed in polystyrene foam or non-conducting plastic trays used for shipment and handling of conventional ICs.
- 3. Individuals and tools should be grounded before coming in contact with these devices.
- 4. Do not insert or remove devices in sockets with power applied. Ensure that power supply transients, such as occur during power turn-on or off, do not exceed maximum ratings.
- In the system, all unused inputs must be connected to either a logic HIGH or logic LOW level such as V_{CC}, GND or the output of a logic element.
- 6. After assembly on PC boards, ensure that static discharge cannot occur during handling, storage or maintenance. Boards may be stored with their connectors surrounded with conductive foam.




Fairchild Advanced Schottky TTL

Q quin electronics
391262
bramey
2018

© 1982 Fairchild Camera and Instrument Corporation Digital Products Division 333 Western Avenue • South Portland, Maine 04106 207/775-8100 • Telex 710-221-1980





irchild ydysuced Schottky 111

C C. The chemics

 1882 Feirbhild - Jene is vod findhument Corporation Digital Products Ordinand
 1934 Western Avenue - Louist Portland, Maine 24106 SERVIS-6109 - Lotes 119221-1986

FAIRCHLD

Introduction

Fairchild Advanced Schottky TTL, FAST, is a family of TTL circuits that exhibits a combination of performance and efficiency unapproached by any other TTL family. Made with the proven Isoplanar process, 54F/74F circuits offer the switching speed and output drive capability of Schottky TTL, with superior noise margins and only one-fourth the power consumption.

Section 1 Product Index and Selection Guide Lists 54F/74F circuits currently available, in design or planned. The Selection Guide groups the circuits by function.

Section 2 Circuit Characteristics Discusses FAST technology, circuit configurations and characteristics.

Section 3 Ratings, Specifications and Waveforms
Contains common ratings and specifications for FAST
devices, as well as ac test load and waveforms.

Section 4 Data Sheets Contains data sheets for curre

Contains data sheets for currently available and pending new products.

Section 5 New Products

Contains brief descriptions of new products currently planned.

Section 6 Ordering Information and Package Outlines

Explains simplified purchasing code which identifies not only device type but also the package type and temperature range. Contains detailed physical dimension drawings for each package.

Section 7 Field Sales Offices, Representatives and Distributor Locations

Introduction

Fairchild Advanced Schottky TTL, FAST, is a family of TTL, circuits that exhibits a combination of performance and efficiency unapproached by any sther TTL family. Made with the proven isoplanar process, \$4F/74F circuits offer the switching speed and output drive capability of Schottky TTL, with sulparior noise margins and only one-fourth the power bonsumotion.

Section 1 Product Index and Selection Guide Lists 54F/74F circuits currently available, in design or planned. The Selection Guide groups the circuits by function.

Section 2 Circuit Characteristics
Discusses FAST technology, circuit configurations
and characteristics.

Section 3 Ratings, Specifications and Waveforms Contains common ratings and specifications for FAST devices, as well as at test load and waveforms.

section à Data Sheets :

Contains data shects for currently evallable and
sending new products.

Section 5 New Products

Contains brief descriptions of new products currently clanned.

Outlines
Explains simplified purchasing code which identifies
not only device type but also the package type and
temperature range. Contains detailed physical
timension drawings for each package.

Section 7 Field Sales Offices, Representatives and Distributor Locations


Table of Contents

Product Ind Gates Dual Edge- Multiple FI Latches Multiplexe Decoders/I Shift Regis Synchrono 3-State Buf Arithmetic Memory	Triggered Flip-Flops ip-Flop/Registers rs Demultiplexers iters/FIFOs us Presettable Counters ifer/Line Driver/Transceivers Operators	1-3 1-6 1-6 1-7 1-7 1-7 1-8 1-8 1-9 1-10
FAST Tech FAST Circu	Circuit Characteristics nology uitry aracteristics	1-11 1-11 2-3 2-4 2-6 2-8
3-State Out Section 3 Unit Loads Absolute M Recommen	puts Ratings, Specifications and Wavefo	2-10
	g and Waveforms	3-5
Section 5	New Products	5-3
Section 6 Ordering In Package Or		6-3 6-4
Section 7	Sales Offices, Representatives and Distributor Locations	7-3


^{*}Also shown on inside back cover.

2-4	
8-8	
	Section 6 Ordering Information and Packs Outlines

tevos sous ablest na evada o slá "



1	Product Index and Selection Guide	1
-	Circuit Characteristics	2
-	Ratings, Specifications and Waveforms	3
-	Data Sheets	4
	New Products	5
	Ordering Information and Package Outlines	6
	Sales Offices, Representatives and Distributor Locations	7



Section 1

Product Index and Selection Guide

Product Index		
Device No.	Description nomeM seeds A mobile till-	D 11
	manicipalities man	
29F01	4-Bit Bipolar Microprocessor Slice	F 0
20E10	Missessess Controller	- 1
29F705	16-Word by 4-Bit, 2-Port Random Access Memory	5-5
54F/74F00	Ound O Innut NAND Cote	
54F/74F02	Quad 2 Input NOD Cata	4-3 3 4 4 7 4
041774102	indiane in the state of the sta	
54F/74F04	Hex Inverter	F/74F251 8-
54F/74F08	Qued 2 Input AND Cate	4-5
54F/74F10	Triple 3-Input NAND Gate	F/74F26-P
54F/74F10	Triple 3-Input AND Gate	4-7
54F/74F10		4-8-14-1
54F//4F20	Dual 4-Input NAND Gate Tomus Vising Islanding the	-8 4-9 _S -A-1\-
545/74500	Bit Parity Generator/Chocker	F/74F280 9-
54F/74F32	Quad 2-Input OR Gate	4-10
54F/74F64	4-2-3-2-Input AND OR-Invert Gate	4-11-AFTI-4
54F/74F74	Dual D-Type Positive Edge-Triggered Flip-Flop	4-12
54F/74F86	Quad 2-Input Exclusive-OR Gate	4-15-15-1
54F/74F109	Dual JK Positive Edge-Triggered Filip-Flop	4-16-47
54F/74F112	Dual JK Negative Edge-Triggered Flip Flop	F/74F312 14
54F/74F113	Dual JK Negative Edge-Triggered Flip-Flop	4-19
54F/74F114	Dual JK Edge-Triggered Flip-Flop Dual JK Negative Edge-Triggered Flip-Flop	4-22
54F/74F114		4-25
54F/74F139	1-of-8 Decoder/Demultiplexer Dual 1-of-4 Decoder	4-28
547/147139	on Universal Smith Storage Register	
54F/74F148	8-Line to 3-Line Priority Encoder	101
54F/74F151	8-Line to 3-Line Priority Encoder	4-34
54F/74F153	8-Input Multiplexer result Multiplexer	
54F/74F157	Dual 4-Input Multiplexer	4-41
54F/74F157	Quad 2-Input Multiplexer	
347/147 130	Quad 2-Input Multiplexer	
54F/74F160	Supplyancia Presettable BOD Deced Complete December 1	F/74F378 Pa
54F/74F161	Synchronous Presettable BCD Decade Counter	4-50
54F/74F161 54F/74F162	Synchronous Presettable Binary Counter	4-54
	Synchronous Presettable BCD Decade Counter	4-50
54F/74F163	Synchronous Presettable Binary Counter application of the Bullion	4-54
54F/74F164	Serial-In Parallel-Out Shift Register	4-58
54F/74F168	4-Stage Synchronous Bidirectional Counter	
54F/74F169	4-Stage Synchronous Bidirectional Counter 4-Stage Synchronous Bidirectional Counter	4-61
54F/74F174	Hex D Flip-Flop	4-61
54F/74F175	Quad D Flin-Flin	4-65
54F/74F181	4-Bit Arithmetic Logic Unit	4-68
2.177 101	4-Bit Arithmetic Logic Unit	4-71 345/9
54F/74F182	Carry Lookahead Generator	1-75
54F/74F189	64-Bit Random Access Memory	4-79
54F/74F190	Up/Down Decade Counter	4-82
54F/74F191	Up/Down Binary Counter	4-86
54F/74F192	Up/Down Decade Counter	4-91
ENGINEERING PROPERTY OF THE PARTY OF THE PAR		4-31

54F/74F194 54F/74F211 54F/74F212	4-Bit Bidirectional Universal Shift Register 144-Bit Random Access Memory 144-Bit Random Access Memory	4-99 5-5 5-6
54F/74F213	192-Bit Random Access Memory	5-6
		fuot index
54F/74F219	64-Bit Random Access Memory	4-102
54F/74F240	Octal Buller/Line Driver	4-105
54F/74F241	Octal Buffer/Line Driver	4-105
54F/74F242	Quad bus Transceiver	4-107
54F/74F243	Quad Bus Transceiver	4-107
E4E/74E044		4 105
54F/74F244	Octal Buller/Line Driver	4-105
54F/74F245	Octal Bidirectional Transceiver	4-110
54F/74F251	8-Input Multiplexer	4-112
54F/74F253	Dual 4-Input Multiplexer	4-115
54F/74F257	Quad 2-Input Multiplexer	4-118
	Total Chart total Control	74651
54F/74F258	Quad 2-Input Multiplexer	4-121
54F/74F269	6-Bit Bidirectional Binary Counter	5-7
54F/74F280	9-Bit Parity Generator/Checker	4-124
54F/74F283	4-Bit Binary Full Adder	4-127
54F/74F289	64-Bit Random Access Memory	4-131
54F/74F299	8-Input Universal Shift/Storage Register	4-134
54F/74F311	144-Bit Random Access Memory	5-7
54F/74F312	144-Rit Random Access Memory	5-8
54F/74F313	192-Bit Random Access Memory	5-8
54F/74F319	64-Bit Random Access Memory	4-138
4-25	Dust Jik Negetive Edge-Taggered Fila-Flop	4100
54F/74F322	8-Bit Serial/Parallel Register	4-141
54F/74F323	8-Bit Universal Shift/Storage Register	4-145
54F/74F350	4-Bit Shifter	4-149
54F/74F352	Dual 4-Input Multiplexer 15500n3 whon snide of snide	4-153
54F/74F353	Dual 4-Input Multiplexer	4-156
	Texelqilishi luqni-k tauQ	
54F/74F373	Octal Transparent Latch	4-159
54F/74F374	Octal D-Type Flip-Flop	4-162
54F/74F378	Parallel D Register	4-164
54F/74F379	Quad Parallel Register	4-167
54F/74F381	4-Bit Arithmetic Logic Unit	4-170
		74F162
54F/74F382	4-Bit Arithmetic Logic Unit	4-175
54F/74F384	8-Bit Serial/Parallel Twos Complement Multiplier	4-180
54F/74F385	Quad Serial Adder/Subtractor	4-185
54F/74F398	Quad 2-Port Register	4-188
54F/74F399	Quad 2-Port Register	4-188
	Hex D Flip-Flop	146114
54F/74F401	Cyclic Redundancy Check Generator/Checker	5-9
54F/74F402	Expandable Cyclic Redundancy Check Generator/Checker	5-9
54F/74F403	16 X 4 First-In First-Out Buffer Memory	5-10
54F/74F412	Multi-mode Buffered Latch	5-10
54F/74F413	64 X 4 First-In First-Out Buffer Memory	5-11
	Clp/ Down Decade Counter	

54F/74F418		32-Bit Memory Error Detection			uit	5-12
54F/74F430		Cyclic Redundancy Checker/Co	orrector			5-13
54F/74F432		Multi-mode Buffered Latch				5-13
54F/74F433		64 X 4 First-In First-Out Buffer	Memory	F/74F00		5-14
		6-Bit Analog-to-Digital Convert	er			5-14
		8-Bit Analog-to-Digital Convert		F/74F20		5-15
54F/74F521		8-Bit Identity Comparator				4-192
54F/74F524		8-Bit Registered Comparator				4-195
54F/74F525	SAFZYAFO	16-Stage Programmable Count	er/Time	F/74F08		5-15
11-4		hevni-AQ-QMA	CIT TIME	F/74F11		Jugni-E elgir
54F/74F533		Octal Transparent Latch				4-201
54F/74F534		Octal D-Type Flip-Flop				4-203
54F/74F537		1-of-10 Decoder				4-206
54F/74F538		1-of-8 Decoder				4-209
54F/74F539		Dual 1-of-4 Decoder				4-212
54F/74F543		Octal Registered Transceiver				4-215
54F/74F544		Octal Registered Transceiver			5.775.77.75.7	4-215
54F/74F545		Octal Bidirectional Transceiver				4-219
54F/74F547		Octal Decoder/Demultiplexer			54F/74F109 54F/74F119	4-222
54F/74F548		Octal Decoder/Demultiplexer				4-226
54F/74F550		Octal Registered Transceiver	Line of the			4-229
54F/74F551		Octal Registered Transceiver				4-229
54F/74F557		8-Bit By 8-Bit Multiplier				4-234
54F/74F558		8-Bit By 8-Bit Multiplier				4-234
54F/74F559		Expandable 8-Bit Twos Comple	ement M	lultiplier/Divi	der	5-16
- mag L 23° E		tel Close CO tenuts Even				
54F/74F568		4-Bit Bidirectional Counter				4-240
54F/74F569		4-Bit Bidirectional Counter				4-240
54F/74F579		8-Bit Bidirectional Binary Coun				5-16
54F/74F582		4-Bit BCD Arithmetic Logic Un				5-17
54F/74F583						5-17
487-A						ola-qila O tia-
54F/74F588		Octal Bidirectional Transceiver				4-247
54F/74F604						
54F/74F605					f(88) q	
54F/74F606						
54F/74F607		Dual Octal Register				5-18
54F/74F610		Memory Mapper				5-19-8 1411
54F/74F611						
54F/74F612						
54F/74F613						5-22
54F/74F630		16-Bit Error Detection And Cor				5-23
000.E		The ba	e kie	BARATARAN	d Transcaiver (88)1	
54F/74F631		16-Bit Error Detection And Cor	rection	Circuit		
54F/74F673		16-Bit Shift Register	. 5011011	C. rouit		4-250
54F/74F674		16-Bit Shift Register				4-254
54F/74F675		16-Bit Shift Register				4-257
54F/74F676		16-Bit Shift Register				5-24
54F/74F779		8-Bit Bidirectional Binary Coun	ter			5-25
54F/74F784		8-Bit Serial/Parallel Multiplier				5-25

Selection Guide

Gates The

Function	Device No.	Page No.	Function	Device No.	Page No.
NAND		Zhomsk	OR/NOR/Exclusive-OR	23	SAFFTAFA
Quad 2-Input	54F/74F00	4-3	Quad 2-Input OR	54F/74F32	4-10
Triple 3-Input	54F/74F10	4-7	Quad 2-Input NOR	54F/74F02	4-4
Dual 4-Input	54F/74F20	4-9	Quad 2-Input Exclusive-OR	54F/74F86	4-15
AND agrab			Invert/AND-OR-Invert		54F/74F5 54F/74F5
Quad 2-Input	54F/74F08	4-6	Hex Inverter	54F/74F04	4-5
Triple 3-Input	54F/74F11	4-8	AND-OR-Invert	54F/74F64	4-11

Dual Edge-Triggered Flip-Flops

Function3-4	Device No.	Inputs	Clock Edge	Direct Set	Direct Clear	Maximum Clock Frequency @25°C	Page No.
Dual D	54F/74F74	D		Yes	Yes	100	4-12
Dual JK	54F/74F109	J,K	1	Yes	Yes	90	4-16
Dual JK	54F/74F112	J,K	1	Yes	Yes	100	4-19
Dual JK	54F/74F113	J,K	l L	Yes	No	100	4-22
Dual JK	54F/74F114	J,K	2	Yes	Yes	100	4-25

Multiple Flip-Flop/Registers

Function	Device No.	Data Inputs	Common Clear (Level)	CP Inputs (Level)	Maximum Clock Frequency @25°C MHz (Min)			Page No.
4-Bit D Flip-Flop	54F/74F175	4 x D	1(L)8	and (a □) a	HB-8	100	978	4-68
4-Bit D Flip-Flop	54F/74F379	4 x D	pipo 1 ortei	1(」)	4-88	100	582	4-167
6-Bit D Flip-Flop	54F/74F174	6 x D	1(L)	1(」)	4-8	1002	888	4-65
6-Bit D Flip-Flop	54F/74F378	6 x D		1 (」		1002		4-164
4-247		167	at Transce	noiteetiibi l	Sto O		888	
8-Bit D Flip-Flop (3S)1	54F/74F374	8 x D	761	aig1 (_F))O	Bud	100	100	4-162
8-Bit D Flip-Flop (3S)1	54F/74F534	8 x D	180	aig1 ((JF1)) O	Dua	100	308	4-203
Dual 8-Bit Register (3S)1	54F/74F604	2(8 x D)	161	1(5)0	Bud	NA	308	5-18
Dual 8-Bit Register (OC)1	54F/74F605	2(8 x D)	19		1	NA	708	5-18
Dual 8-Bit Register (3S)1	54F/74F606	2(8 x D)		18 1 (1)/10	meM	NA	ora	5-18
Dual 8-Bit Register (OC)1	54F/74F607	2(8 x D)		11(5)	meM	NA	1.18	5-18
Quad 2-Port Register	54F/74F398	2(4 x D)		101([])(10	Mem	100	-918	4-188
Quad 2-Port Register	54F/74F399	2(4 x D)		11(45)00	Mem	100	813	4-188
6-23	Circuit	Cerrection	that noits	I Error Deta	16-8		088	
Octal Registered Transceiver (3S)1	54F/74F550	2(8 x D)		2 (🖵)				4-229
Octal Registered Transceiver (3S)1	54F/74F551	2(8 x D)	bnA noits	2(」「)	16-6		188	4-229

^{1. 3}S = 3-state

^{2.} Preliminary

^{3.} NA = Data not available

Latches

Maximum Clock requency @25°C Page MHz (Min) notionuT	Device No.	Data Inputs	Common Clear (Level)	Enable Inputs (Level)	Enable Pulse Width @25°C ns (Min)	Enable to Output Delay @25°C ns (Max)	Page No.
Octal D (3S)*	54F/74F373	8 x D	4F164	1 (H)	6.0 00-19	ens 9 11.5 rea ling	4-159
Octal D (3S)*	54F/74F533	8 x D	08938	1 (H)	6.0	ght, Sentt Parallel	4-201
Octal D (3S)* w/Interrupt	54F/74F412	8 x D	1 (L)	Votes 1		attel/Serial-out 35	5-10
Octal D (3S)* w/Interrupt	54F/74F432	8 x D	1 (L)	NAME !	no-tellare9V	girt, Serial-In, Seria	5-13
1003 4-284		1 81	46674	SAFE	in, Serial-out	ght, Serial/Parallel	A Mini
Octal D Registered	54F/74F543	2(8 x D)		2 (L)		12**	4-215
Transceiver (3S)*		0.0	4F675	SAPA	VParallei-out	gnt, Serial-In, Serial	H fild
Octal D Registered Transceiver (3S)*	54F/74F544	2(8 x D)	RESTS AFFOR	2 (L)		gnt, Se*12 Parallel Ional, Serial/Paralle	4-215

Multiplexers

Function	Device No.	Enable Inputs (Level)	True Output	Complement	Page No.
4-Input (3S)*	54F/74F350	1 (L)	Yes	No	4-149
8-Input	54F/74F151	54F/(L) 103	Yes	Yes	4-38
8-Input (3S)	54F/74F251	1 (L)	Yes	Yes	4-112
Dual 4-Input	54F/74F153	2 (L)	Yes	No	4-41
			,m-10	HETEN HERIEU (UT)	P X 18
Dual 4-Input (3S)*	54F/74F253	2 (L)	Yes	No	4-115
Dual 4-Input	54F/74F352	2 (L)	No	Yes	4-153
Dual 4-Input (3S)*	54F/74F353	2 (L)	No	Yes	4-156
Quad 2-Input	54F/74F157	1 (L)	Yes	eldsife No	4-44
Quad 2-Input	54F/74F158	1 (L)	No	Yes	4-47
Quad 2-Input (3S)*	54F/74F257	1 (L)	Yes	No	4-118
Quad 2-Input (3S)*	54F/74F258	1 (L)	No	Yes	4-121
Quad 2-Input	54F/74F398	or lo	Yes	Yes	4-188
Quad 2-Input	54F/74F399	01 3	Yes	No U-Inu	4-188

Decoders/Demultiplexers

0AS-A 5001 A3-A 5001 Function	Device No.	Address Inputs	Active- LOW Enable	Active- HIGH Enable	Active- LOW Output Enable	Active- LOW Outputs	Active- HIGH Outputs	Page No.
Dual 1-of-4	54F/74F139	2+2	1+1	TAR ION	780	4+4	myou-qu	4-31
Dual 1-of-4 (3S)*	54F/74F539	2+2	1+1	181497	1+1		4+4	4-212
1-of-8	54F/74F138	3	2	1	700	8	UMDO-OF	4-28
1-of-8 (3S)*	54F/74F538	3	2	2	2	1(66)	8	4-209
1-of-8 w/Address Latches	54F/74F547	3	1	2	548	8	nwoQ-ql	4-222
1-of-8	54F/74F548	3	2	2	HPC	8	nwou-qu	4-226
1-of-10 (3S)*	54F/74F537	4	1	1	1	(88)	10	4-206

^{*3}S = 3-State; OC = Open-collector

^{**} Preliminary

Function	Enable to Outpu Delay @25°C ns (Max)	Enable Pulse Width @25°C ds (Min)	Device No.	No. of Bits	Serial Entry	Clock Edge	Maximum Clock Frequency @25°C MHz (Min)	Page No.
Shift Righ	nt, Serial-in/Paral	llel-out	54F/74F164	8	2	SAFATA	80	4-58
0	nt, Serial/Parallel lel/Serial-out (3S		54F/74F322	8	2	545/74 541/74	703 (38)	4-141
Shift Righ	nt, Serial-in, Seria	al/Parallel-out	54F/74F673	16	8 1588	BATH TALE	1003	4-250
Shift Righ	nt, Serial/Parallel	-in, Serial-out	54F/74F674	16	1		1003	4-254
4-2-5			2 (1)	lid x t	543 20	\$457748	Registered	Detail D
Shift Righ	nt, Serial-in, Seria	al/Parallel-out	54F/74F675	16	1		1003	4-257
Shift Righ	nt, Serial/Parallel	-in, Serial-out	54F/74F676	16	5441 20	BAF TAB	1003	5-24
	nal, Serial/Parall lel/Serial-out	lel-in,	54F/74F194	4	2		105	4-99
	nal, Serial/Parall lel/Serial-out (3S		54F/74F299	8	2		703	4-134
	nal, Serial/Parall lel/Serial-out (3S		54F/74F323	8	2		703	4-145
e.d-s I		29 Y	la r	0887	SAFATA		*(88)*	tugni-l
	O, Serial/Paralle		54F/74F403	4	\$ EAP 474			5-10
64 x 4 FIF	I/Parallel-out (3S O, Parallel-in/Pa	arallel-out	54F/74F413	4	84F/74 54F/74		(38)	5-11
	FO, Serial/Paralle I/Parallel-out (3S		54F/74F433	4	1		26. tuga	5-14

Synchronous Presettable Counters

Function	Device No	. Modulus	No. of Bits	Parallel Entry ²	Maximum Clock Frequency @25°C MHz (Min)	Page No.
BCD Count-Up	54F/74F16	0 10	4888	S	1003 tugn	4-50
BCD Count-Up	54F/74F16	2 10	4	S	1003 Juga	4-50
BCD Up-Down	54F/74F16	8 10	4	S	753	4-61
BCD Up-Down	54F/74F19	0 10	4	A	80	4-82
BCD Up-Down	54F/74F19	2 10	4	A	803	4-91
BCD Up-Down (3S)1	54F/74F56	8 10	4	S	753	4-240
Binary Count-Up	54F/74F16	1 16	4	S	1003	4-54
Binary Count-Up	54F/74F16	3 16	4	S	1003	4-54
Outputs Outputs No.	eftenil alds:	Enable Er	etuani	levice No.		uncitos
Binary Up-Down	54F/74F16	9 16	4	STA	753	4-61
Binary Up-Down	54F/74F19	1 16	4	1 A 1	80	4-86
Binary Up-Down	54F/74F19	3 16	4	A	80	4-95
Binary Up-Down (3S)1	54F/74F56	9 16	4	S	753	4-240
Binary Up-Down	54F/74F26	9 256	8	S	1003	5-7
Binary Up-Down (3S)1	54F/74F57	9 256	8	S S	1003	5-16
Binary Up-Down (3S)1	54F/74F77	9 256	8	S	1003	5-25

^{1.} (3S) = 3-state

^{2.} S = Synchronous; A = Asynchronous

^{3.} Preliminary

3-State Buffer/Line Driver/Transceivers

Page 4 10 .01 .01 .01 .01 .01 .01 .01 .01 .01	Device No.	Enable Inputs (Level)	Current Sinking Side A/Side B mA	Page No.
Octal Buffer/Line Driver	54F/74F240	2(L)	E86747\946 64	4-105
Octal Buffer/Line Driver	54F/74F241	0 1(L) + 1(H)	1000 AAT 1440 64 TOTOSTI	4-105
Octal Buffer/Line Driver	54F/74F244	2(L) 008	tractor 64 SAFYYAFEEE	4-105
Quad Bus Transceiver	54F/74F242	1(L) + 1(H)	64/64	4-107
Quad Bus Transceiver	54F/74F243	1(L) + 1(H)	64/64	4-107
Octal Bus Transceiver	54F/74F245	na siggiff (L)w ULIA	20/64	4-110
Octal Bus Transceiver	54F/74F545	sede loo 1(L)W UJA	20/64	4-219
Octal Registered Transceiver	54F/74F543	O signi 2(L) / UJA	20/64	4-215
4-75		CLA for 4 ALUs	ahead 54F/74F182	dod yms
Octal Registered Transceiver	54F/74F544	2(L)	20/64	4-215
Octal Registered Transceiver	54F/74F550	mo0 vi 2(L) 16-8	20/64	4-229
Octal Registered Transceiver	54F/74F551	2(L) 18-8	20/64	4-229
GPIB Octal Transceiver	54F/74F588	moo ms.1(L)1010/M	20/64	4-247

Arithmetic Operators

Function		A Device No.	Enable Inputs	Description		No. of Bits	Page No.
Adder		54F/74F283	Full Binary 4-Bit v	vith Fast Carry		4	4-127
Adder		54F/74F583	Full BCD with Fas		river	ler 4 mell	
Adder/Subtra	actor	54F/74F385	Quad Serial with		reviv	4 x 1	4-185
Adder/Subtra	actor	54F/74F582		t/Compare with Ripple	revis	der/Live	5-17
4-107	3-8	64,	and Lookahead		107		Suad Bu
Arithmetic L	ogic Unit	29F01	4-Bit Slice ALU w	ith 2-Port RAM	181	a Trabscei	5-3
Arithmetic Lo	ogic Unit	54F/74F181	ALU with Ripple a	and Lookahead Carry	193	epar 4 mT a	4-71
Arithmetic Le	_	54F/74F381	ALU with Lookah	ead Carry	197	iace 4 nT a	4-170
Arithmetic Lo	ogic Unit	54F/74F382	ALU with Ripple (Carry and Overflow	ansceiver	T br4etaig	4-175
Carry Looka	head	54F/74F182	CLA for 4 ALUs				4-75
4-215		1 20	2(L)	54F/74F5#4	anscelver		eR Isto
Comparator		54F/74F521	8-Bit Equality Cor	mparator	anscelver	2 x 8	4-192
Comparator		54F/74F524	8-Bit Registered F	ull Comparator	teviscens'	2 x 8	4-195
Controller		29F10	Microprogram Co	ntroller with Counters a	ind Stack	12	5-4
Encoder		54F/74F148	8-Bit Priority Enc	oder		8	4-34
Error Detect		54F/74F401	16-Bit CRC Gene	rator/Checker		16	5-9
Error Detect		54F/74F402	Expandable 16-Bi	t CRC Generator/Check	cer	16	5-9
Error Detect	/Correct	54F/74F630	16-Bit Parallel Da Syndrome Gene	ta Error Detect/Correct/ erator (3S)*	/	16	5-23
Error Detect	/Correct	54F/74F631	16-Bit Parallel Da Syndrome Gene	ta Error Detect/Correct/ erator(OC)*	(16	5-23
Error Detect	/Correct	54F/74F416	16-Bit Parallel Da	ta Error Detect/Correct	(3S)*	16	5-11
Error Detect	/Correct	54F/74F418	The second secon	ta Error Detect/Correct	(3S)*	32	5-12
Error Detect	/Correct	54F/74F430	Serial Burst Error	Detect/Correct		32	5-13
Multiplier		54F/74F384	8-Bit Serial/Parall	el Sequential		1 x 8	4-180
Multiplier		54F/74F784	8-Bit Serial/Parall	el Sequential with Adder	/Subtractor	1 x 8	5-25
Multiplier		54F/74F557		with Latches (3S)*		8 x 8	4-234
Multiplier		54F/74F558	8 x 8 Bit Parallel	A COURT OF THE PARTY OF THE PAR		8 x 8	4-234
Multiplier/Di	vider	54F/74F559	8 x 8 Bit Expanda			8 x 8	5-16
Parity		54F/74F280	9-Bit Parity Gene			9	4-124
Shifter		54F/74F350	Expandable 4-Bit	Shifter		4	4-149

^{*3}S = 3-State; OC = Open-collector

Memory

Organization	Device No.	Address Access Time ns (Max) Mil/Com	Chip Select Access Time ns (Max) Mil/Com	Page No
16 x 4 RAM (3S)*	54F/74F189	22/18	14/11.5	4-79
16 x 4 RAM (3S)*	54F/74F219	18/18	11.5/14	4-102
16 x 4 RAM (OC)*	54F/74F289	18**	8.0**	4-131
16 x 4 RAM (OC)*	54F/74F319	18**	8.0**	4-138
16 x 4 RAM (3S)*	29F705	30**		5-5
16 x 9 RAM (3S)*	54F/74F212	15**	8.0**	5-6
16 x 9 RAM w/Latch (3S)*	54F/74F211	15**	8.0**	5-5
16 x 9 RAM (OC)*	54F/74F312	15**	8.0**	5-8
16 x 9 RAM w/Latch (OC)*	54F/74F311	15**	8.0**	5-7
16 x 12 RAM (3S)*	54F/74F213	15**	8.0**	5-6
16 x 12 RAM (OC)*	54F/74F313	15**	8.0**	5-8

Memory Peripherals

Description	Device No.	Page No.
Memory Mapper (3S)*	54F/74F612	5-12
Memory Mapper w/Latched Outputs (3S)*	54F/74F610	5-19
Memory Mapper (OC)*	54F/74F613	5-22
Memory Mapper w/Latched Outputs (OC)*	54F/74F611	5-20
16-Bit Error Detection/Correction (3S)*	54F/74F630	5-23
16-Bit Error Detection/Correction (OC)*	54F/74F631	5-23
32-Bit Error Detection/Correction	54F/74F418	5-12
Serial Burst Error Detecton/Correction	54F/74F430	5-13

Specialized LSI

Description	Device No.	Page No.
Cyclical Redundancy Check (CRC) Generator/Checker	54F/74F401	5-9
Expandable Cyclical Redundancy Check (CRC) Generator/Checker	54F/74F402	5-9
Serial Burst Error Detection/Correction	54F/74F430	5-13
6-Bit A/D Flash Converter	54F/74F500	5-14
8-Bit A/D Converter (Successive Approximation)	54F/74F505	5-15
16-Stage Programmable Counter/Divider	54F/74F525	5-15
4-Bit Microprocessor Slice	29F01	5-3
Microprogram Controller	29F10	5-4

^{*3}S = 3-State; OC = Open-collector

^{**} Preliminary

Selection Guide (Cont'd)

Memory

	Clevice No.	Address Access Time ce (Mex) Mil/Com	
		28/16 18/18 18'' 18''	
16 x 9 RAM w/Latch (OC)* 16 x 42 RAM (3S)* 16 x 12 RAM (OC)*	54F/74F311 54F/74F213 54F/74F318		

Memory Periphersis


	Page Na.
Memory Mapper (38) Memory Mapper w/Latched Outputs (38)* Memory Mapper (OC)* Memory Mapper w/Latched Outputs (OC)*	

Specialized LS1

Description	Page Ne.
Cyclical Redundancy Check (CRC) Generator/Checker Expandable Cyclical Redundancy Check (CRC) Generator/Checker Serial Burst Error Detection/Correction 6-8it A/D Flash Converter	
8-8it A/D Converter (Successive Approximation) 16-Stage Programmable Courter-Divider 4-Bit Microprocessor Silos Microprogram Controller	

^{35 = 3-}State: OC = Coen-collector

Profiminary



Product Index and Selection Guide	1
Circuit Characteristics	2
Ratings, Specifications and Waveforms	3
Data Sheets	4
New Products	5
Ordering Information and Package Outlines	6
Sales Offices, Representatives and Distributor Locations	7



Section 2 mode one DIMAN tugging off

Circuit Characteristics


FAST Technology

FAST is an acronym for Fairchild Advanced Schottky TTL. FAST circuits are made with the advanced Isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and f⊤ in excess of 5 GHz. Isoplanar is an established Fairchild process, used for years in the manufacture of bipolar memories, CMOS, subnanosecond ECL and I³L™ (Isoplanar Integrated Injection Logic) LSI devices.

In the Isoplanar process, components are isolated by a selectively grown thick oxide rather than the P+ isolation region used in the Planar process. Since this oxide needs no separation from the base-collector regions, component and chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithographic processes can be used.


Figure 2-1 shows the relative size of phase-splitter transistors (Q2 in Figure 2-3) used in Schottky, Low Power Schottky and FAST circuits. The LS-TTL transistor is smaller than that of S-TTL because of process refinements, shallower diffusions and smaller operating currents. The relative size of the FAST transistor illustrates the remarkable reduction afforded by the Isoplanar process. This in turn reduces junction capacitances, while the oxide isolation reduces sidewall capacitance. The effect of these reductions is an increase in frequency response by a factor of three or more. Figure 2-2 shows the frequency response of two sizes of transistors made with the Isoplanar II process. Because they have modest, well-defined loads and thus can use smaller, faster transistors, internal gates of MSI devices are faster than SSI gates such as the 74F00 or 74F02. SSI gates, on the other hand, are designed to have high output drive capability and thus use larger transistors.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make FAST



nanding FAS I devices: avoid placing them on nonconductive plastic surfaces or in plastic bags, make sure test equipment and jigs are grounded, individuals should be grounded before handling the devices, etc.


Fig. 2-2 Isoplanar Transistor Frequency Response



as in other TTL families. This raises the input threshold voltage and increases the output drive. The higher threshold makes it possible to use pn diodes for the input AND function (D1 and D2) and still achieve an input threshold of 1.5 V. The capacitance of these diodes is comparatively low, which results in improved ac noise immunity. The effect of the threshold adjustment can be seen in the voltage transfer characteristics of Figure 2-4, 2-5 and 2-6. At 25°C (Figure 2-5) the FAST circuit threshold is nearly centered between the 0.8 V and 2.0 V limits specified for TTL circuits. This gives a better balance between the HIGH- and LOW-state noise margins. The +125°C characteristics (Figure 2-6) show that the FAST circuit threshold is comfortably above the 0.8 V specification, more so than in S-TTL or LS-TTL circuits. At -55°C, the FAST circuit threshold is still well below the 2.0 V specification, as shown in Figure 2-4. Word Visualization

FAST circuits contain several speed-up diodes to help discharge internal capacitances. Referring again to Figure 2-3, when a HIGH-to-LOW transition occurs at the D1 input, for example, Schottky diode D3 acts as a low-resistance path to discharge the several parasitic capacitances connected to the base of Q2. This effect

Fig. 2-3 Basic FAST Gate Schematic




only comes into play, however, as the input signal falls below about 1.2 V; D3 does not act as an entry path for negative spikes superimposed on a HIGH input level. When Q2 turns on and its collector voltage falls, D7 provides a discharge path for capacitance at the base of Q6. Whereas D3, D4 and D7 enhance switching speed by helping to discharge internal nodes, D8 contributes to the ability of a FAST circuit to rapidly discharge load capacitance. Part of the charge stored in load capacitance passes through D8 and Q2 to increase the base current of Q3 and increase Q3's current sinking capability during the HIGH-to-LOW output voltage transition.

In addition to the 2K-Q4-3K squaring network, which is standard for Schottky-clamped TTL circuits, FAST circuits contain a network D9-D10-D11-Q7 whose purpose is to provide a momentary low impedance at the base of Q3 during an output LOW-to-HIGH transition. The rising voltage at the emitter of Q5 causes displacement current to flow through varactor diode D9 and momentarily turn on Q7, which in turn pulls down the base of Q3 and absorbs the displacement current that flows through the collector-base capacitance (not shown) of Q3 when the output voltage rises. Without the D9-Q7 network, the displacement current through the collector-base capacitance acts as base current, tending to prolong the turn-off of Q3 and allow current to flow from Q6 to ground through Q3.

The collector-base capacitance of Q3, although small, is effectively multiplied by the voltage gain of Q3. This phenomenon, first identified many years ago with vacuum tube triodes, is called the Miller effect. Thus the D9-Q7 network (patent applied for) is familiarly

Fig. 2-4 Transfer Functions at Low Temperature




called the "Miller killer" circuit and its use improves the output rise time and minimizes power consumption during repetitive switching at high frequencies. Diode D10 completes the discharge path for D9 through D7 when Q2 turns on. D11 limits how low Q7 pulls down the base of Q3 to a level adequate for the intended purpose, without sacrificing turn-on speed when a circuit is cycled rapidly.

Also shown in *Figure 2-3* is a clamp diode D12 at the output. This diode limits negative voltage excursions due to parasitic coupling in signal lines or transmission line effects.

The Schottky clamping diodes built into the transistors prevent saturation, thereby eliminating storage time as a factor in switching speed. Similarly, the speed-up diodes tend to minimize the impact of other variables on switching speed. The overall effect is to minimize variation in switching speed of FAST circuits with variations in supply voltage and ambient temperature (Figures 2-7 and 2-8). Propagation delay is specified not only under nominal supply voltage and temperature conditions, but also over the recommended operating range of Vcc and TA for both military and commercial grade devices.

The internal switching speed of a logic circuit is only one aspect of the circuit's suitability for high-speed operation at the system or subsystem level; the other aspect is the ability of the circuit to drive load capacitance. FAST circuit outputs are structured to sink at least 20 mA in the LOW state, the same as S-TTL. This capability plus the effect of the aforementioned feedback through D8 assures that the circuit can rapidly discharge capacitance. During a

Fig. 2-5 Transfer Functions at Room Temperature



LOW-to-HIGH transition, the pull-up current is limited by the 45 Ω resistor, versus 55 Ω for S-TTL. Therefore, FAST circuits are inherently more capable than S-TTL of charging load capacitance.

Figure 2-9 shows the effects of load capacitance on propagation delays of FAST, S-TTL and LS-TTL NAND gates. The curves show that FAST gates are not only faster than those of earlier families, but also are less affected by capacitance and exhibit less skew between the LOW-to-HIGH and HIGH-to-LOW delays. These improved characteristics offered by FAST circuits make it easier to predict system performance early in the design phase, before loading details are precisely known. The curves show that the skew between HIGH-to-LOW and LOW-to-HIGH delays for

Fig. 2-6 Transfer Functions at High Temperature





Fig. 2-7 Propagation Delay vs VCC



the FAST gate is only about 0.5 ns, over a broad range of load capacitance, whereas the skew for the S-TTL gate is 1 ns or greater, depending on loading.

Output Characteristics disa equadosis a section TO

Figure 2-10 shows the current-voltage characteristics of a FAST gate with the pull-down transistor Q3 turned on. These curves illustrate instantaneous conditions in discharging load capacitance during an output HIGH-to-LOW transition. When the output voltage is at about 3.5 V, for example, the circuit can absorb charge from the load capacitance at a 500 mA rate at +25°C. From this level the rate decreases steadily down to about 100 mA at 1.5 V. In this region from 3.5 V to 1.5 V, part of the charge from the load capacitance is fed back through D8 (Figure 2-3) and Q2 to provide extra base

Fig. 2-8 Propagation Delay vs Temperature





Fig. 2-9 Propagation Delay vs Load Capacitance



current for Q3, boosting its current-sinking capability and thus reducing the fall time. Below the 1.5 V level, Q3 continues to discharge the load capacitance, but without extra base current from D8. At about 0.5 V the integral Schottky clamp diode from base to collector of Q3 starts conducting and prevents Q3 from going into deep saturation.

On a greatly expanded scale, the output LOW characteristics of a gate are shown in Figure 2-11. With no load, the output voltage is about 0.1 V, increasing with current on a slope of about 7.5 Ω . When the load current increases beyond the current-sinking capability of Q3, the output voltage rises steeply. It can be seen that the worst-case specification of 0.5 V max at 20 mA load is easily met. Similar charac-

Fig. 2-10 Output LOW Characteristics - 'F00





Fig. 2-11 Output LOW Characteristics -- 'F00



teristics for a buffer are shown in *Figure 2-12*, over a broader current range. The curves are well below the output LOW voltage specification of 0.55 V max at 48 mA over the Military temperature range or 64 mA over the Commercial temperature range.

The output HIGH characteristics of a FAST gate are shown in Figure 2-13. At low values of output current the voltage is approximately 3.5 V. This value is just the supply voltage minus the combined base-emitter voltages of the Darlington pull-up transistors Q5 and Q6 (Figure 2-3). For load currents above 16 or 18 mA, the voltage drop across the 45 Ω Darlington collector resistor becomes appreciable and the Darlington saturates. For greater load currents the output voltage decreases with a slope of about 50 Ω , which is largely

Fig. 2-12 Output LOW Characteristics — 'F244





Fig. 2-13 Output HIGH Characteristics - 'F00



be at least 60 mA for a FAST gate, compared to 40 mA for S-TTL. This parameter is an important indicator of the ability of an output to charge load capacitance. Thus the FAST specifications insure that an output can charge load capacitance faster, or force a higher LOW-to-HIGH voltage step into the dynamic impedance of a long interconnection.

The output HIGH characteristics of a buffer are shown in *Figure 2-14*. These are similar in shape to *Figure 2-13* but at higher levels of current. The output HIGH voltage of a buffer is guaranteed at two different levels of load current. With a 3 mA load, V_{OH} is guaranteed to be at least 2.4 V for both Military and Commercial devices. V_{OH} is also guaranteed to be at least 2.0 V with a 12 mA load for Military or 15 mA load for Commercial devices. In addition, the short-circuit output current of a buffer is guaranteed to be at least 100 mA.

When an output is driving a long interconnection, the initial LOW-to-HIGH transition is somewhat less than the final, quiescent HIGH level because of the loading effect of the line impedance. The full HIGH voltage level is only reached after the reflection from the far end of the line returns to the driver. The initial LOW-to-HIGH voltage step that an output can force into a line is determined by drawing a load line on the graph containing the output HIGH characteristic and noting the voltage value where the load line intersects the characteristic. For example, if a FAST gate is driving a

output voltage will rise to 2.8 V initially, and the 2.8 V signal, accompanied by 28 mA of current, will travel to the end of the line. If not terminated, the 28 mA is forced to return to the driver, whereupon it unloads the driver and the output voltage rises to the maximum value. Similarly, a 50 Ω load line drawn on the buffer characteristic shows an intercept voltage of 2.5 V. In both cases, the initial voltage step is great enough to pass through the switching region of any inputs that might be located near the driver end of the line, and thus would not exhibit any exaggerated propagation delay due to the loading effect of the line impedance on the driver output. Thus the FAST output characteristics insure better system performance under adverse loading conditions.

Input Characteristics

The input of a FAST circuit represents a small capacitance, typically 4 to 5 pF, in parallel with an I-V characteristic that exhibits different slopes over different ranges of input voltage. Figure 2-15 shows the input characteristic of a FAST gate at three temperatures. In the upper right, the flat horizontal portion is the VIH - IIH characteristic. In this region, all of the current from the 10K input resistor (Figure 2-3) is flowing into the base of Q1 and the only current flowing in the input diode is the leakage current IIH. When the input voltage decreases to about 1.7 V (+25°C), current starts to flow out of the input diode and the curve shows a knee. At this point some of the current from the 10K resistor is diverted from the base of Q1. When

Fig. 2-14 Output HIGH Characteristics - 'F244





Fig. 2-15 Input Characteristics - 'F00




the input voltage declines to about 1.4 V the curve shows another knee; at this point, substantially all of the current from the 10K resistor flows out of the input diode. The portion of the curve between 1.4 V and 1.7 V input voltage is the active region, essentially corresponding to the FAST transfer function in Figure 2-5.

Below 1.4 V input, the characteristic has the slope of the 10K input resistor. When the input voltage declines to about -0.3 V, the Schottky clamping diode starts conducting and the current increases rapidly as the input voltage decreases further.

The input characteristics of a buffer, shown in Figure 2-16, differ from those of a gate in two respects. One is the location of the transition region along the horizontal axis. A buffer input has a hysteresis characteristic about 400 mV wide, such that the transition region shifts left or right accordingly as the input voltage transition is HIGH-to-LOW or LOW-to-HIGH, respectively. The curves in Figure 2-16 apply to the HIGH-to-LOW input voltage transition. The other difference between buffer and gate characteristics is the slope of the curves below the transition region. The input resistor of a buffer is 4 K Ω , and the slope of the characteristic follows this value, rather than the 10 K Ω slope of a gate input.

The characteristics of an input Schottky clamp diode are shown in *Figure 2-17*, for much larger values of current than those of *Figures 2-15* and *2-16*. The purpose of the clamp diode is to limit undershoot at

Fig. 2-16 Input Characteristics - 'F244



the end of a line following a HIGH-to-LOW signal transition. For example, an output signal change from +3.5 V to +0.5 V into a $100~\Omega$ line propagates to the end of the line, accompanied by a 30 mA current change. If the line is terminated in a high impedance the 3 V signal change doubles, driving the terminal voltage down to -2.5 V. With the clamp diode, however, the negative excursion would be limited to about -0.7 V. The same HIGH-to-LOW signal change on a $50~\Omega$ line would be clamped at about -1.0 V. Figure 2-18 shows the typical breakdown characteristics for a FAST input.

Fig. 2-17 Input Characteristics — 'F00 or 'F244






Fig. 2-18 Input Characteristics — 'F00 or 'F244




3-State Outputs of HOIH is griwoflot sail a to be enti-


A partial schematic of a circuit having a 3-state output is shown in Figure 2-19. When the internal Output Enable (OE) signal is HIGH, the circuit operates in the normal fashion to provide HIGH or LOW output drive characteristics. When OE is LOW, however, the bases of Q1, Q2 and Q5 are pulled down. In this condition

the output is a high impedance. In this high-Z condition the output leakage is guaranteed not to exceed 50 µA. In the case of a transceiver, each data pin is an input as well as an output and the leakage specification is increased to 70 µA. In the high-Z state, output capacitance averages about 5 pF for a 20 mA output and about 12 pF for a 64 mA output.





	EHERSEN
Product Index and Selection Guide	1
Circuit Characteristics	2
Ratings, Specifications and Waveforms	3.
Data Sheets	4
New Products	5
Ordering Information and Package Outlines	6
Sales Offices, Representatives and Distributor Locations	7



Section 3

Ratings, Specifications and Waveforms

Unit Loads (U.L.)

For convenience in system design, the input loading and fan-out characteristics of each circuit are specified in terms of unit loads. One unit load in the HIGH state is defined as 40 μA ; thus both the input HIGH leakage current I_{IH} and the output HIGH current-sourcing capability I_{OH} are normalized to 40 μA . The specified maximum I_{IH} for a standard FAST input is 20 μA , or 0.5 U.L., while the IoH rating for a standard output is 1.0 mA, or 25 U.L. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current I_{IL} and the output LOW current-sinking capability IoL are normalized to 1.6 mA. The specified maximum IIL for a standard FAST input is 0.6 mA, or 0.375 U.L., while the IoL rating for a standard output is 20 mA, or 12.5 U.L. On

the data sheets, the input and output load factors are listed in the Input Loading/Fan-Out table. The table from the 54F/74F04 Hex Inverter is reproduced below.

In the right-hand column the input HIGH/LOW load factors are 0.5/0.375, with the first number representing I_{IL} and the second representing I_{IL}. For testing or procurement purposes, these load factors can easily be translated to actual test limits by multiplying them by 40 μ A and 1.6 mA, respectively. The second set of numbers represents the rated output HIGH/LOW load currents IOH and IOL, respectively. The indicated HIGH/LOW drive factors of 25/12.5 translate to 1.0 mA and 20 mA by multiplying them by 40 μ A and 1.6 mA, respectively.

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names = pay	Aax Input LOW Data Sheet	Description	n U.L.	54F/74F (U.L.) HIGH/LOW
	Inputs Outputs	50 pA 1		0.5/0.375 25/12.5

Absolute Maximum Ratings1

(beyond which useful life may be impaired)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Vcc Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage2	-0.5 V to +7.0 V
Input Current ²	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State:	

Standard Output -0.5 V to V_{CC} Value

3-State Output -0.5 V to +5.5 V

(with V_{CC} = 0 V)

Current Applied to Output in LOW State (Max)

twice the rated IOL

Unless otherwise restricted or extended by detail specifications.

Either input voltage or current limit sufficient to protect inputs.

Recommended Operating Conditions¹

	Min	Max
Free Air Ambient Temperature Military (XM)	-55°C	+125°C
Commercial (XC)	The second second	+70°C
Supply Voltage		(1 .bets)
Military (XM)	+4.5 V	+5.5 V
Commercial (XC)	+4.75 V	+5.25 V

54F/74F	Family	DC	Characteristics 1	nniteP	
---------	--------	----	-------------------	--------	--

Symbol	Parameter Input HIGH Voltage		Limits ²		Units	Vcc4	Conditions ²
			Min Ty	p ³ Max	Ollits V	•00	- Conditions
Vін			2.0		V		Recognized as a HIGH Signal over Recommended Vcc and TA Range
VILLE STOR	Input LOW Voltage		the data sha listed in the		(-j _L V _{jrti}	ign, the	Recognized as a LOW Signal over Recommended Vcc and Ta Range
VcD	Input Clamp Diode Voltage		From the 54	-1.2	٧	Min	IIN = -18 mA
Voles	Output HIGH Voltage	Std 6 Mil Std 6 Com	2.5 3 2.7 3	.4 01.5	(O)H tu	Min	I _{OH} = 40 μA Multiplied by Output HIGH U.L. Shown on Data Sheet
VoL	Output LOW Voltage		procurements. 2.0 translate by 40 µA an	35 0.5	the low U.LySin ed as 1	Min	IoL = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet
ted o 1,0 m 1,6 mHI	Input HIGH Curre	nt 1.0 U.L.	currents to HIGH/LOW and 20 mA	20 40 n(40)	μA	Max	$I_{IH}=40~\mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN}=2.7~V$
	Input HIGH Current, Breakdown Test, All Inputs		respectively	100	μΑ	Max	V _{IN} = 7.0 V
lıL	Input LOW Current	0.375 U.L. 0.75 U.L. n U.L.		-0.6 -1.2 n(-1.6)	mA	Max	I _{IL} = -1.6 mA Multiplied by Input LOW U.L. Shown on Data Sheet; V _{IN} = 0.5 V
Іохн	3-State Output OFF Current HIGH		7.00	50	μΑ	Max	V _{OUT} = 2.4 V
lozL	3-State Output OFF Current LOW			-50	μΑ	Max	V _{OUT} = 0.5 V
los ⁵	Output Short- Circuit Current	Standard6/ 3-State Buffers/ Line Dvrs	-60 -100	-150 -225	mA + of S	Max	Vout = 0 V
O SECTION	13 31 2 A 7 L		maskilika-		H- 01 (3)	Part of	anitropping Incide

^{1.} Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. Unless otherwise stated on individual data sheets.

3. Typical characteristics refer to $T_A = +25^{\circ}C$ and $V_{CC} = +5.0 \text{ V}$.

4. Min and Max refer to the values listed in the table of recommended operating conditions.

6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs.

^{5.} For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

AC Loading and Waveforms

Figure 3-1 shows the ac loading circuit used in characterizing and specifying propagation delays of all FAST devices, unless otherwise specified in the data sheet of a specific device. The use of this load, which differs somewhat from previous practice, provides more meaningful information and minimizes problems of instrumentation and customer correlation. In the 1980 edition of the FAST data book, the +25°C propagation delays were specified with a load of 15 pF to ground; this required great care in building test jigs to minimize stray capacitance, and implied the use of high-impedance, high-frequency scope probes. Changing to 50 pF of capacitance allows more leeway in stray capacitance and also loads the device during rising or falling output transitions, which more closely resembles the loading to be expected in average applications and thus gives the designer more useful delay figures. The net effect of the change in ac load is to increase the observed propagation delay by an average of about 1 ns.


The 500 Ω resistor to ground, in Figure 3-1, acts as a ballast, to slightly load the totem-pole pull-up and limit the quiescent HIGH-state voltage to about +3.5 V. Otherwise, an output would rise quickly to about +3.5 V but then continue to rise very slowly on up to about +4.4 V. On the subsequent HIGH-to-LOW transition the observed tphL would vary slightly with duty cycle, depending on how long the output voltage was allowed to rise before switching to the LOW state. Perhaps more importantly, the 500 Ω resistor to ground can be a high frequency passive probe for a sampling scope, which costs much less than the equivalent high-impedance probe. Alternatively, the 500 Ω load to ground can simply be a 450 Ω resistor feeding into a 50 Ω coaxial cable leading to a sampling scope input connector, with the internal 50 Ω termination of the scope completing the path to ground. Note that with this scheme there should be a matching cable from the device input pin to the other input of the sampling scope; this also serves as a 50 Ω termination for the pulse generator that supplies the input signal.

Also shown in *Figure 3-1* is a second 500 Ω resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring a device with open-collector outputs and for measuring one set of the Enable/Disable parameters (LOW-to-OFF and OFF-to-LOW) of a 3-state output. With the switch closed, the pair of 500 Ω resistors and the +7.0 V supply establish a quiescent HIGH level of +3.5 V, which correlates with the HIGH level discussed in the preceding paragraph.

Another change from the 1980 FAST data book involves the measurement criteria for the Disable times of 3-state outputs. Figures 3-12 and 3-13 show that the Disable times are measured at the point where the output voltage has risen or fallen by 0.3 V from the quiescent level (i.e., LOW for tplz or HIGH for tphz), compared to a ΔV of 0.5 V used in previous practice. This change enhances the repeatability of measurements and gives the system designer more realistic delay times to use in calculating minimum cycle times. Since the rising or falling waveform is RC-controlled, the first 0.3 V of change is more linear than the first 0.5 V and is less susceptible to external influences. More importantly, perhaps, from the system designer's point of view, a ΔV of 0.3 V is adequate to ensure that a device output has turned OFF; measuring to a ΔV of 0.5 V merely exaggerates the apparent Disable time and thus penalizes system performance, since the designer must use the Enable and Disable times to devise worst-case timing signals to ensure that the output of one device is disabled before that of another device is enabled.

Good high-frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible, to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used, for the same reasons. A Vcc bypass capacitor should be provided at the test socket, also with minimum lead lengths. Input signals should have rise and fall times of 2.5 ns and signal swing of 0 V to +3.0 V. A 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f_{max}. Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.

Precautions should be taken to prevent damage to devices by electrostatic charge. Static charge tends to accumulate on insulated surfaces, such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. In extremely adverse environments, it may be necessary for individuals to wear a grounded wrist strap when handling devices.



INCLUDES JIG AND PROBE CAPACITANCE

Fig. 3-2 Propagation Delays from Up/Down Control





Fig. 3-3 Waveform for Inverting Functions






Fig. 3-5 Setup and Hold Times, Rising-edge Clock





Fig. 3-6 Setup and Hold Times, Falling-edge Clock



Also shown in Figure 3-1 is a second 500 O register from the device output to a switch. For most measurements this switch is open, it is closed for measuring a levice with open-c. flector outputs and for measuring the set of the Enable/Discole parameters (LOW-to-the and OFF-to-LOW) of a 3-state output. With the switch closed, the pair of 500 O resistors and the

n the preceding on agraph.

Fig. 3-7 Propagation Delays from Rising-edge Clock or Enable




Fig. 3-8 Propagation Delays from Falling-edge Clock or Enable




Fig. 3-9 Propagation Delays from Set and Clear (or Reset)




Fig. 3-10 Whether Response Is Inverting or Non-Inverting Depends on Specific Truth Table Conditions




Fig. 3-11 Asynchronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or Active-LOW Enable




Fig. 3-12 3-State Output LOW Enable and Disable Times




Fig. 3-13 3-State Output HIGH Enable and Disable Times




Fig. 3-14 Setup and Hold Times to Active-LOW




Fig. 3-15 Setup and Hold Times to Active-HIGH Enable or Parallel Load






Fig. 3-16 Storage Address Setup and Hold Times





	Product Index and Selection Guide	1
	Circuit Characteristics	2
	Ratings, Specifications and Waveforms	3
>	Data Sheets	4
	New Products	5
	Ordering Information and Package Outlines	6
	Sales Offices, Representatives and	7




4

54F/74F00

Quad 2-Input NAND Gate

Ordering Code: See Section 6

18	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F00PC	100000	9A
Ceramic DIP (D)	74F00DC	54F00DM	6A
Flatpak (F)		54F00FM	31



Connection Diagram

Quad 2-Input NOR Gate

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Din Names	HDIH December	54F/74F (U.L.)
Pin Names	Description	HIGH/LOW
72.6	Inputs	0.5/0.375
	Outputs	25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified)


Symbol	Parameter	xeMi gyT	54F/74F		Units	Cond	itions
	Tono = uv	Min	Тур	Max			Ноот
Іссн	Bower Supply Current	8.7 13	1.9	2.8	^	V _{IN} = Gnd	locu V
ICCL	Power Supply Current		6.8	10.2	mA	V _{IN} = Open	Vcc = Max

			T O	54F/74	F	54	4F	74	4F		
				$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$		TA, VCC =		T _A , V _{CC} =			Fig.
Symbol		Parameter	M Xa C	L = 50	pF	C _L =	50 pF	C _L =	50 pF	Units	No.
2-1			Min	Тур	Max	Min	Max	Min	Max		
tpLH	Propos	ation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	SECOLA .	3-1
tPHL	Fropag	ation belay	2.0	3.2	4.3	1.5	6.5	2.0	5.3	ns	3-3

Quad 2-Input NOR Gate

Connection Diagram

Quad 2-Input NAND Gate



Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F02PC	TA = -55°C to +125°C	9A
Ceramic DIP (D)	74F02DC	54F02DM	6A
Flatpak (F)	743	54F02FM	31

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	545/76	Description 2.U not 8 no	54F/74F (U.L.) HIGH/LOW
HALOW	Inputs	nonquoesia	0.5/0.375
	Outputs		25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F		Units	Conc	litions	
and	Units Condition		Min Typ	Max	101041	1169	Symbol	
Іссн	Barray Create Create	Max	9VT 3.7 ^M	5.6		V _{IN} = Gnd	Van - May	
ICCL	Power Supply Current		8.7	13	mA	*	Vcc = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

			ar ations	plino 5	4F/74	Fin an	54	4F	7	4F	tenistics:	AC Chara	
				TA	= +25	°C	TA, V	/cc =	T _A , \	/cc =			
Symbol	elinU	Parameter		TA. Voc =	1,700	$V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$		Mil C _L = 50 pF		Com C _L = 50 pF		Units	Fig. No.
No.		= 50 pF Ot = 50 pF Units		Min	Тур	Max	Min	Max	Min	Max		Symbol	
tplh	Drones	Max Max	xsM niM	2.5	4.4	5.5	2.5	7.5	2.5	6.5		3-1	
tPHL :	Propaga	ation Delay		2.0	3.2	4.3	1.5	6.5	2.0	5.3	ns	3-3	

*Measured with one input HIGH, one input LOW for each gate.

14 Vcc

10


54F/74F04

Hex Inverter

Connection Diagram

Quad 2-Input AND Gale





Ordering Oo	ac. occ occion o			5
	Commercial Grade	Military Grade	Pkg	6 \$
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V } \pm 10\%,$ $T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$	Туре	GND 7
Plastic DIP (P)	74F04PC A@		9A	74F08PC
Ceramic DIP (D)	74F04DC A8	54F04DM	6A	74F08DC
Flatpak (F)	18	54F04FM	31	

Input Loading/Fan-Out: See Section 3 for U.L. definitions lifetile J.U.ndf & notice 2 sec stu0-res Tamber J. Jugat

Pin Names	Description neitghoss 5	54F/74F (U.L.) HIGH/LOW
/0.375 6/12 5	Inputs Outputs	25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified) (0.1990 collabelogram) 0.00

Symbol	Parameter		1F/74F	54F/74F		Units	Cond	itions
0,	- ununicion	xstA	Min	Тур	Max	Omits	Conditions	
ICCH ICCL	Power Supply Current	8.8	5.5 8.6	2.8 10.2	4.2 15.3	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max


AC Characteristics: See Section 3 for waveforms and load configurations to 8 moltosed sed as included and OA

Symbol	efiniJ					54F/74	F	5	4F	74	4F		
		# pov AT = pov AT mo		T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF		TA, VCC = Mil CL = 50 pF		T _A , V _{CC} = C _{om} C _L = 50 pF		Units	Fig.		
		Nam Max			Min	Тур	Max	Min	Max	Min	Max		
tplH 8	Propag	ation Delay	7.5	2.5	2.4	3.7	5.0 4.3	2.0 1.5	7.0 6.5	2.4	6.0 5.3	esans	3-1 3-3

Quad 2-Input AND Gate

Connection Diagram





Ordering Code: See Section 6

	Commercial Grad	е	Military Grade	Pkg	6
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$		$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	GND 7
Plastic DIP (P)	74F08PC	Ae		9A	74F04PC
Ceramic DIP (D)	74F08DC	AÐ	54F08DM	6A	74F04DC
Flatpak (F)		18.	54F08FM	31	

Input Loading/Fan-Out: See Section 3 for U.L. definitions slipfleb .J.U not 5 notice2 and study-real gratises. I sugar

Pin Names	DIH Description notiginated	54F/74F (U.L.) HIGH/LOW
/0.375	Inputs	0.5/0.375
	Outputs	etuquiO 25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified) 10 1940 and and all the local and the local and

Symbol	Parameter 1	54F/74F				Units	Conditions		
	T di di di		Min	Тур	Max	Omio	- Containion Carange		
ICCH ICCL	Power Supply Current	4.2 15.0	8.8 10.2	5.5 8.6	8.3 12.9	mA muc	$V_{IN} = Open$ $V_{IN} = Gnd$ $V_{CC} = Max$		

AC Characteristics: See Section 3 for waveforms and load configurations and 8 molecules and load configurations and 8 molecules and 10 molecul

Symbol	Unite	##Y ### ### ### ### ### **Parameter = 00 = 10			54F/74F		54F		74	4F			
				T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF		TA, V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.		
					Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propag	ation Delay	7:0	8.0 8.1	3.0 2.5	4.2	5.6 5.3	2.5	7.5 7.5	3.0 2.5	6.6	garns a	3-1 3-4

4


54F/74F10

Triple 3-Input NAND Gate


Connection Diagram

Triple 3-Input AND Gate





	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F10PC		9A	
Ceramic DIP (D)	74F10DC	54F10 DM	6A	
Flatpak (F)	18.	54F10FM	31	



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description appropriate	54F/74F (U.L.) HIGH/LOW
1.375	Inputs Outputs	0.5/0.375 25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F				Units	Conditions	
	V-11010	xsM	Min	Тур	Max			
ICCH ICCL	Power Supply Current	6.2	1.1 8.8	1.4 5.1	2.1 7.7	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max

Symbol	atinU				5	54F/74	F	54	4F	74	4F		
		Parameter 30 - 30		$T_A = +25$ °C, $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$		TA, V _{CC} = Mil C _L = 50 pF		TA, V _{CC} = Com C _L = 50 pF		Units	Fig.		
		xaM niM			Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propag	ation Delay	7.5	2.5 2.0	2.4	3.7 3.2	5.0 4.3	2.0 1.5	7.0 6.5	2.4	6.0 5.3	ns	3-1 3-3


Triple 3-Input AND Gate

Connection Diagram

Triple 3-Input NAND Gate



Ordering Code: See Section 6



	Commercial Grad	le	Military Grade	Pkg	6
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 59$ $T_{A} = 0^{\circ} \text{C to } +70^{\circ}$		$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	GND 7
Plastic DIP (P)	74F11PC	Ae		9A	74510PC
Ceramic DIP (D)	74F11DC	A8	54F11DM	6A	74F10BC
Flatpak (F)		IÉ.	54F11FM	31	

Input Loading/Fan-Out: See Section 3 for U.L. definitions in lab J.U to 10 notices and shall be shall

Pin Names		Description additional	54F/74F (U.L.) HIGH/LOW
1/0.375	Inputs		aluqr0.5/0.375
55/12.5	Outputs		alughuQ 25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified) 10 1940 collaborated 20

Symbol	Parameter	F/74F	54F/74F		Units	Conditions	
		XSM Min	Тур	Max	011110		
ICCH ICCL	Power Supply Current	1.4 2.1 5.1 7.7	4.1 6.5	6.2 9.7	mA	V _{IN} = Open V _{IN} = Gnd	V _{CC} = Max

AC Characteristics: See Section 3 for waveforms and load configurations of a national season and se


						4F/74	F	54	4F	74	1F		
Symbol	alinu	TA. Voc = TA. Voc = MM Com Parameter 70 = 50		T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF		TA, V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.		
					Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propag	ation Delay	7.0	2.0	3.0 2.5	4.2 4.1	5.6 5.5	2.5 2.0	7.5 7.5	3.0 2.5	6.6	ga ns a	3-1 3-4


Dual 4-Input NAND Gate

Connection Diagram

Quad 2-Input OR Gate







	Commercial Grade		Military Grade	Pkg	- F () (
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	Typ	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	GND 7	8 88
Plastic DIP (P)	74F20PC	Ae		9A	74F32PC	astic P (P)
Ceramic DIP (D)	74F20DC	Aa	54F20DM	6A	7453200	ramic P (D)
Flatpak (F)		18	54F20FM	31		atpak (F)

Input Loading/Fan-Out: See Section 3 for U.L. definitions and a northead east thu - na Tignibas I tugni

Pin Names UP) 344	SAF/	Description negligibles Q	54F/74F (U.L.) HIGH/LOW
3/0.375	Inputs		0.5/0.375
25/12.5	Outputs		25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified) a savo sollabelessand and

Symbol and	Parameter		GE/EAF	54F/74F		Units	Condi	ions	
	nanoo - tano	Max	Min	Тур	Max	- 1010111	ngq contanions toung		
ICCH ICCL SOV	Power Supply Current	9.2	6.1 10.3	0.9	1.4 5.1	mA	V _{IN} = Gnd V _{IN} = Open	V _{CC} = Max	

			3		5	54F/74	F	5	4F	74	IF.		
Symbol	elinu	Parameter O O = 10		$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$		TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig.		
		Min Max	Max	niM.	Min	Тур	Max	Min	Max	Min	Max		
tpuns tphus	Propag	gation Delay	7.5	3.0	2.4	3.7	5.0 4.3	2.0 1.5	7.0 6.5	2.4	6.0 5.3	_{DEQ} ns	3-1 3-3





Ordering Co	de: See Section 6			Annual Control of the		10
18	Commercial Grad	de and	Military Grade	Pkg	6 (9
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5^{\circ}$ $T_{A} = 0^{\circ} \text{ C to } +70^{\circ}$		$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	GND 7	8
Plastic DIP (P)	74F32PC	AB		9A	74F20PC	(9
Ceramic DIP (D)	74F32DC	A@	54F32DM	6A	74F20DC	
Flatpak (F)		ŧε	54F32FM ³	31		

14 Vcc

Input Loading/Fan-Out: See Section 3 for U.L. definitions will be all unit a nonnead sed duO-neal pulse of fugnitions.

Pin Names	1488 NH	Description months and	54F/74F (U.L.) HIGH/LOW
8/0.375	Inputs		0.5/0.375
25/12.5	Outputs		25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	1F/74F	54F/74F		Units	Conditions lodmy		
	ruidiletei	Min	Тур	Max	Omico	00.10.		
Icch Iccl	Power Supply Current	0.9 1,4 3.4 5,1	6.1 10.3	9.2 15.5	mA	V _{IN} = Open V _{IN} = Gnd	V _{CC} = Max	


AC Characteristics: See Section 3 for waveforms and load configurations of a notice and realistic of the configurations of the configuration of the c

				5	4F/74	F	54	4F	74	IF		- 150 250 250 250 250 250 250 250 250 250 2
Symbol	Winte	Parameter	TA, Vice = Mill CL = 50 pi	Vcc	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 V$ $C_L = 50 pF$		TA, V _{CC} = Mil C _L = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig.
			Min Mex	Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propag	gation Delay	2.0 7.0 1.5 6.5	3.0	4.2	5.6 5.3	3.0 2.5	7.5 7.5	3.0	6.6	ns	3-1 3-4

4-2-3-2-Input AND OR-Invert Gate is belong in the part of laud

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F64PC	:27:54:5	9A
Ceramic DIP (P)	74F64DC	54F64DM	6A
Flatpak (F)	Logic Symbol	54F64FM	31



Connection Diagram

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
- 099	Inputs Outputs	0.5/0.375 25/12.5

DC Characteristics over Operating Temperature Range (unless otherwise specified)


Symbol	Parameter		54F/74F		Units	Conc	litions
	GND = Pin 7	Min	Тур	Max			nimeno"
Іссн	Dawar Supply Courset	100	1.9	2.8	A	V _{IN} = Gnd	Vac - May
ICCL	Power Supply Current		3.1	4.7	mA	*	Vcc = Max

			54F/74	F	5	4Fe no	7	4F	D-ns7\onii	end fuent
Symbol	Parameter	$T_A = +25$ °C, $V_{CC} = +5.0$ V $C_L = 50$ pF			TA, VCC = Mil CL = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		O1, D2 CP1, CP3
tplH tpHL	Propagation Delay	2.5 2.0	4.6 3.2	6.0 4.5	2.5 1.5	8.0 6.5	2.5	7.0 5.5	ns	3-1 3-3

^{*}ICCL is measured with all inputs of one gate open and remaining inputs grounded.

Dual D-Type Positive Edge-Triggered Flip-Flop avail 80 QVA Jugal-2-8-2-4

Connection Diagram



Description

The 'F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q,\overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Truth Table (Each Half)

INPUT	OUTI	PUTS
@ t _n	@ t _r	n + 1
D	Q	Q
L	L	Н
Н	Н	L

Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

H = HIGH Voltage Level L = LOW Voltage Level

 t_n = Bit time before clock pulse t_{n+1} = Bit time after clock pulse

Logic Symbol

Vcc = Pin 14 GND = Pin 7




Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{ C to } +70^{\circ}\text{ C}$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	Туре	
Plastic DIP (P)	74F74PC	54F/74F	9A	
Ceramic DIP (D)	74F74DC	8.S 54F74DM	6A	
Flatpak (F)		54F74FM	31	

Pin Names	Description = 33V	54F/74F (U.L.) HIGH/LOW
D ₁ , D ₂	Data Inputs	0.5/0.375
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	0.5/0.375
CD1, CD2	Direct Clear Inputs (Active LOW)	0.5/1.125
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	0.5/1.125
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	25/12.5

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol Parameter	Parameter		54F/74F		Units	Conditions	
	rarameter	Min	Тур	Max	Oilits		
Icc	Power Supply Current		10.5	16	mA	V _{CC} = Max, V _{CP} = 0 V	

		54F/74F T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			54F TA, VCC = Mil CL = 50 pF		74F TA, VCC = Com CL = 50 pF		Units	Fig. No.
Symbol	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125		100		100		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP _n to Q _n or Q _n	3.8 4.4	5.3 6.2	6.8 8.0	3.8 4.4	8.5 10.5	3.8 4.4	7.8 9.2	ns	3-1 3-7
tplH tpHL	Propagation Delay CDn or SDn to Qn or Qn	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	8.0 11.5	3.2 3.5	7.1 10.5	ns	3-1 3-9

Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} =	Units	Fig. No.
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP _n	2.0 3.0	3.0 4.0	2.0 3.0	ns	3-5
th (H) th (L)	Hold Time, HIGH or LOW	1.0 1.0	2.0	1.0		
t _w (H) t _w (L)	CP _n Pulse Width, HIGH or LOW	4.0 5.0	4.0 6.0	4.0 5.0	ns	3-7
t _w (L)	CDn or SDn Pulse Width LOW	4.0	4.0	4.0	ns	3-9
trec	Recovery Time Cpn or Spn to CP	2.0	3.0	2.0	ns yale	3-11

$T_A = +28^{\circ} \mathbb{C}, T_A, V_{CC} = T_A, V_{CC} = V_{C$					
				xemî	


4

54F/74F86

Quad 2-Input Exclusive-OR Gate 1017-0117 berappinT

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg Type	
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$		
Plastic DIP (P)	74F86PC	cietely independent transition on is independent of rise and	9A	
Ceramic DIP (D)	74F86DC	54F86DM	6A	
Flatpak (F)		54F86FM	31	



Connection Diagram

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names		Description Additional and the second and the secon	54F74F (U.L.) HIGH/LOW
La de III	Inputs	law LegateV WOJ	0.5/0.375
	Outputs		25/12.5

DC Characteristics Over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	1 0015 Y	54/74LS		Units	Conditions		
	at n/9 = gav	Min	Тур	Max			outself.	
lcc	Power Supply Current		15 18	23 28	mA	Inputs LOW Inputs HIGH	V _{CC} = Max	


AC Characteristics: See Section 3 for waveforms and load configurations

			54F/74	F	54	I/F	7	4F		
Symbol	Parameter	Voc	= +25 c = +5 _ = 50	.0 V	٨	/cc = //il 50 pF	C	/cc = om 50 pF	Units	Fig.
	SAF/7AF (U.L.	Min	Тур	Max	Min	Max	Min	Max		Pin Names
tplH tpHL	Propagation Delay (Other Input LOW)	3.0 3.0	4.0 4.2	5.5 5.5	3.0 3.0	7.0 7.0	3.0 3.0	6.5 6.5	ns D	3-1 3-4
tplH tpHL	Propagation Delay (Other Input HIGH)	3.5 3.0	5.3 4.7	7.0 6.5	3.5 3.0	8.5 8.0	3.5 3.0	8.0 7.5	ns	3-1 3-3

■ Test limits in screened columns are preliminary.

Qual JK Positive Edge-Triggered Flip-Flopets O RO- visuox 3 Juqui-S bauQ

Connection Diagram



Description

The 'F109 consists of two high-speed, completely independent transition clocked $J\overline{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and \overline{K} inputs together.

Truth Table

JTPUTS	NPUTS	IN
0 t _n + 1	@ t _n	(0
Q Q	K	J
Change H L oggles	H L H	LLHI
	H L	Н


Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

 t_n = Bit time before clock pulse t_{n+1} = Bit time after clock pulse H = HIGH Voltage Level L = LOW Voltage Level

Logic Symbol

GND = Pin 8




Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{ C}$	$V_{CC} = +5.0 \text{ V } \pm 10\%,$ $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F109PC	15 23	9B
Ceramic DIP (D)	74F109DC	54F109DM	6B
Flatpak		54F109FM	4L0

Pin Names	xsiM aiM DescriptionavT aiM	54F/74F (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂ CP ₁ , CP ₂	Data Inputs Clock Pulse Inputs Active Rising Edge	0.5/0.375 0.5/0.375
CD1, CD2	Direct Clear Inputs Active LOW	yaleO noil 0.5/1.125
S _{D1} , S _{D2}	Direct Set Inputs Active LOW 8	(HD)H fuq.0.5/1.125
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	25/12.5

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions	
		Min	Тур	Max	Omits	Conditions	
Icc	Power Supply Current		11.7	17	mA	V _{CC} = Max, V _{CP} = 0 V	

			54F/74	F	5	4F	7	4F		
Symbol	Parameter	Vc	= +25 c = +5 _ = 50	.0 V	٨	VCC = Mil 50 pF	C	/cc = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	90	125		90		90		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP _n to Q _n to Q̄ _n	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	9.0 10.5	3.8 4.4	8.0 9.2	ns	3-1 3-7
tplH tpHL	Propagation Delay CDn or SDn to Qn or Qn	3.2 3.5	5.2 7.0	7.0 9.0	3.2 3.5	9.0 11.5	3.2 3.5	8.0 10.5	ns	3-1 3-9


[■] Test limits in screened columns are preliminary.

Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 \text{ V}$	Ta, Vcc =	T _A , V _{CC} = Com	Units	Fig. No.
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Jn or Kn to CPn	3.0 3.0	3.0	3.0 3.0	ns	3-5
th (H) th (L)	Hold Time, HIGH or LOW J _n or K _n to CP _n	1.0 1.0	1.0 1.0	1.0 1.0		
t _w (H) t _w (L)	CP _n Pulse Width, HIGH or LOW	4.0 5.0	4.0 5.0	4.0 5.0	ns	3-7
tw (L)	C _{Dn} or S _{Dn} Pulse Width LOW	4.0	4.0	4.0	ns	3-9
t _{rec}	Recovery Time CDn or SDn to CP	2.0	2.0	2.0	ns	3-11

[■] Test limits in screened columns are preliminary.

Description

The 'F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \overline{S}_D or \overline{C}_D prevents clocking and forces Q or \overline{Q} HIGH, respectively. Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.



Truth Table

IN	PUTS	OUTPUT
(@ t _n	@ tn + 1
J	K	Q
L	L	Qn
L	H	L
Н	L	Н
Н	Н	Qn

Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

 t_n = Bit time before clock pulse t_{n+1} = Bit time after clock pulse


H HIGH Voltage Level

L = LOW Voltage Level

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F112PC		9B
Ceramic DIP (D)	74F112DC	54F112DM	6B
Flatpak (F)		54F112FM	4L


Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
1, J ₂ , K ₁ , K ₂	Data Inputs	0.5/0.375
P ₁ , CP ₂	Clock Pulse Inputs Active Falling Edge	0.5/1.5
CD1, CD2	Direct Clear Inputs (Active LOW)	0.5/1.875
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	0.5/1.875
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	25/12.5





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F fugni eu	Units	Conditions Tupul	
	avel egic Symbol	Min Typ Max	ni woli		
Icc	Power Supply Current	o Inebhaga12 era 119 b	mA	V _{CC} = Max, V _{CP} - 0	

AC Characteristics: See Section 3 for waveforms and load configurations

	2 100	54F/74F	54F	74F	H	J H
Symbol	Parameter	$T_A = +25^{\circ}C$, $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$	TA, VCC = Mil CL = 50 pF	Com	Units	Fig.
		Min Typ Max	Min Max	Min Max	Comm	
f _{max}	Maximum Clock Frequency	100 125	¥	W21 V 0 8+	MHz	3-1, 3-8
tplh tphl	Propagation Delay CPn to Qn or Qn	3.3 5.5 7.7 3.3 5.5 7.7	AT .	F C 16 +70"	ns	3-1, 3-8
t _{PLH}	Propagation Delay CDn or SDn to Qn or Qn	3.0 5.0 7.0 3.3 5.5 7.7		20001121	ns	3-1, 3-9

■ Test limits in screened columns are preliminary.

Interest Leading Con. Out. See Section 2 for LLL administra-

Pin Names		SAF/74F (U.L.) HIGH/LOW	
J1, J2, K1, K2 <u>OP1, GP2</u> Č01, G02 S01, S02 Q1, Q2, Q1, Q2	Data Inputs Clock Pulse Inputs Active Falling Edge Direct Clear Inputs Active LQW Direct Set Inputs Active LQW Outputs		

AC Operating Requirements: See Section 3 for waveforms

Symbol		54F/74F 54F		74F	OI E BY	111300
	Parameter	T _A = +25°C, V _{CC} = +5.0 V	TA, VCC =	TA, VCC = Com	Units	Fig. O
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time Jn or Kn to CPn	3.0 3.0			ns	3-6
t _h (H)	Hold Time J _n or K _n to $\overline{CP_n}$	0			110	
tw (H)	CP _n Pulse Width	5.0 5.0	death bear	12 N 1 1 1 1 1	ns	3-8
tw (L)	CDn or SDn Pulse Width LOW	5.0	ata may be	y bna beldar	e ennstud	3-9


■ Test limits in screened columns are preliminary.

TS OUTPUT Asynchronous input:

to a set time before clock pulse to a reset time after clock pulse

H = HIGH Voltage Level
L = LOW Veltage Level

r + nl (9)		
	1	



 Pkgs
 Vcc = +5.0 V ±5%
 Voc = +5.0 V ±10%
 Type

 TA = 0°C to +70°C
 TA = -56°C to +125°C
 Type

 Plastic
 74F113PC
 9A

 Ceramic
 74F113PC
 6A


 DIP (D)
 74F113PC
 6A

Pin Names	SAF/7AF (U.L.) HIGHALOW

Dual JK Edge-Triggered Flip-Flop

Description

The 'F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.



Truth Table

INPUTS		OUTPUT
@ t _n		@ t _{n + 1}
J	K	Q
L H H	L H L H	Q _n L H Q _n

Asynchronous Input:


LOW input to SD sets Q to HIGH level Set is independent of clock

 t_n = Bit time before clock pulse t_{n+1} = Bit time after clock pulse

H = HIGH Voltage Level L = LOW Voltage Level **Logic Symbol**


Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F113PC		9A
Ceramic DIP (D)	74F113DC	54F113DM	6A
Flatpak (F)		54F113FM	31



V_{CC} = Pin 14 GND = Pin 7

Pin Names	Data Inputs CP2 CIOCK Pulse Inputs (Active Falling Edge) Direct Set Inputs (Active LOW)	54F/74F (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	0.5/0.375
CP ₁ , CP ₂	Clock Pulse Inputs (Active Falling Edge)	0.5/1.50
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	0.5/1.875
$Q_1,Q_2,\overline{Q}_1,\overline{Q}_2$	Outputs	25/12.5



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F		Units	Conditions
	ratameter	Min	Тур	Max	Omis	Containone
Icc	Power Supply Current		12	19	mA	V _{CC} = Max, V _{CP} = OV

		54F/74F		54	4F	74F				
Symbol	Parameter	T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125						MHz	3-1, 3-8
tplH tpHL	Propagation Delay CP _n to Q _n or Q _n	3.3	5.5 5.5	7.7					ns	3-1 3-8
tplH tpHL	Propagation Delay S _{DN} to Q _n or Q _n	3.0	5.0 5.5	7.0 7.7					ns	3-1 3-9

[■] Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

Symbol	Parameter		54F/74F	54F	74F	la esta de la composição	
		$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} = Com	Units	Fig.	
			Min Typ Max	Min Max	Min Max	J. Bernet	
t _s (H) t _s (L)	Setup Time Jn or Knto CPn		3.0	$\square \downarrow \lor$	Language of the same of the sa	ns	3-6
t _h (H) t _h (L)	Hold Time J _n or K _n to \overline{CP}_{n}	5	0				3-0
$\begin{array}{c} t_{w} \ (H) \\ t_{w} \ (L) \end{array}$	CP _n Pulse Width	N marin	5.0 5.0			ns	3-8
t _w (L)	S _{DN} Pulse Width LOW	nece died	5.0	di noi vino be	nivong ai man	ns ns	3-9

■ Test limits in screened columns are preliminary.

DC Characteristics over Operating Temperature Range (unless otherwise specified.

Conditions				
Vcc = Max, Vcp = OV	Am		Power Supply Current	001

Characteristics: See Section 3 for waveforms and load configurations

Test limits in screened columns are preliminary

Dual JK Negative Edge-Triggered Flip-Flop
(With Common Clocks and Clears)

Description

The 'F114 contains two high-speed JK flip-flops with common clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \overline{S}_D or \overline{C}_D prevents clocking and forces Q or \overline{Q} HIGH, respectively. Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.

C_D 1 14 V_{CC} K₁ 2 | K₁ CP J₁ 13 CP J₁ 3 | C_D S_D |

Logic Symbol

Connection Diagram

Truth Table

	100	121900
INF	PUTS	OUTPU
(t _n	@ tn + 1
J	K	= Q V .×
L	L	Qn
L	Н	L
Н	L	Н
H	Н	Qn


Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


H = HIGH Voltage Level
L = LOW Voltage Level
tn = Bit time before clock pulse
tn + 1 = Bit time after clock pulse

Ordering Code: See Section 6

No.	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F114PC		9A	
Ceramic DIP (D) =	74F114DC	54F114DM	6A	
Flatpak (F)		54F114FM	31	



Pin Names	Description	54F/74F (U.L.) HIGH/LOW	
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	0.5/0.375	
CP	Clock Pulse Input (Active Falling Edge)	0.5/1.50	
CD	Direct Clear Input (Active LOW)	0.5/1.875	
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	0.5/1.875	
$Q_1,Q_2,\overline{Q}_1,\overline{Q}_2$	Outputs	25/12.5	



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	16 H DH 54F/74F 08 01		54F/74F Units		Conditions
	T di diliotor	Min	Тур	Max	Clearand	runt (i) I at 6
Icc	Power Supply Current	gê bna	12	19	mA	V _{CC} = Max, V _{CP} = 0

AC Characteristics: See Section 3 for waveforms and load configurations

	- s o os Ls		54F/74	F	5	4F	7	4F		10 11
	13 13		= +25 c = +5			/cc =	100.00	/cc =		Fig.
Symbol	Parameter	Cı	_ = 50	pF	C _L =	50 pF	C _L =	50 pF	Units	No.
	Type	Min	Тур	Max	Min	Max	Min	Max		agal
f _{max}	Maximum Clock Frequency	100	125		Al	-	7 91 1	0.0.0	MHz	3-1, 3-8
tpLH tpHL	Propagation Delay CP to Qn or Qn	3.3	5.5 5.5	7.7 7.7			0	4F114F	ns	3-1, 3-8
tplH tpHL	Propagation Delay CD or SDn to Qn or Qn	3.0	5.0 5.5	7.0 7.7				DATTAL	ns	3-1, 3-9

■ Test limits in screened columns are preliminary.

Direct Set Inputs Active LOW Outguts	

Symbol	Parameter	Vcc = +5.0 V	Mil	Com	Units	No.
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time Jn or Kn to CP	3.0			ns	3-6
t _h (H)	Hold Time Jn or Kn to CP	0			113	3-0
t _w (H)	CP Pulse Width	5.0 5.0			ns	3-8
t _w	C _D or S _{Dn} Pulse Width	5.0			ns	3-9

[■] Test limits in screened columns are preliminary.

usscription

The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideal suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using justice F138 devices or a 1-of-32 decoder using four 'F138 devices and one timester.


- 9. FAST Process for High Street
 - Demulliplexing Capability
- Mulliple Input Enable for Easy Expansion
 - Active LOW Multially Exclusive Outgets

	Military Grade	
	Vcc = +5:0 V ±10%. Ta = -55°C to +125°C	
		Jane GND

Address Inputs Enable Inputs (Act Enable Input (Acti Outputs (Active Ld				

1-of-8 Decoder/Demultiplexer

Connection Diagram




Description

The 'F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three 'F138 devices or a 1-of-32 decoder using four 'F138 devices and one inverter.

- FAST Process for High Speed
- Demultiplexing Capability
- Multiple Input Enable for Easy Expansion
- Active-LOW Mutually Exclusive Outputs

Logic Symbol



Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F138PC		9B
Ceramic DIP (D)	74F138DC	54F138DM	6B
Flatpak (F)		54F138FM	4L

V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
A ₀ – A ₂	Address Inputs	0.5/0.375
E ₁ , E ₂	Enable Inputs (Active LOW)	0.5/0.375
E ₃	Enable Input (Active HIGH)	0.5/0.375
$\overline{O}_0 - \overline{O}_7$	Outputs (Active LOW)	25/12.5

Functional Description

The 'F138 high-speed 1-of-8 decoder/multiplexer fabricated with the FAST process. The decoder accepts three binary weighted inputs (A₀, A₁, A₂) and, when enabled, provides eight mutually exclusive active-LOW outputs ($\overline{O}_0 - \overline{O}_7$). The 'F138 features three Enable inputs, two active LOW (\overline{E}_1 , \overline{E}_2) and one active HIGH (E₃). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E₃ is HIGH. This multiple enable

function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 'F138 devices and one inverter (See *Figure a*). The 'F138 can be used as an 8-output demultiplexer by using one of the active-LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active-HIGH or active-LOW state.

Truth Table

		INF	UTS						OUT	PUT	S		1 3	sA (A (A
Ē ₁	Ē ₂	E ₃	A ₀	A ₁	A ₂	Ō ₀	Ō1	Ō2	Ō3	Ō4	Ō ₅	Ō ₆	O ₇	
H X X	X H X	X X L	X X X	X X X	X X X	HHH	H H	HHH	H	H H H	HHH	H	H H H	000000000000000000000000000000000000000
L L L	L L L	ннн	LHLH	L H H	L L L	LHHH	HLHH	HHLH	HHHL	HHHH	1111	1111	H H H	over Operating Temperatur
L L	L	H H	H	L L	H	H	H	Н	H H	L	H	H H	Н	Parameter
L	L	Н	L _{XB}	H	H	H	H	H	Hos	H	H	H	H	Supply Current

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





Fig. a Expansion to 1-of-32 Decoding




DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74I		Units	Conditions
		Min Typ	Max	H H I	H H H H J
Icc	Power Supply Current	13	20	mA	V _{CC} = Max

AC Characteristics: See Section 3 for waveforms and load configurations

			4F/74	F	5	4F	7	4F		a relativities
Symbol	Parameter	Vcc	= +25 c = +5 = 50	.0 V	٨	/cc = //il 50 pF	C	/cc = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay A _n to O _n	3.5 4.0	5.6 6.1	7.0 8.0	3.5 4.0	12 9.5	3.5 4.0	8.0 9.0	ns	3-1, 3-10
t _{PLH}	Propagation Delay E ₁ or E ₂ to O _n	3.5 3.0	5.4 5.3	7.0 7.0	3.5 3.0	11 8.0	3.5 3.0	8.0 7.5	ns	3-1, 3-4
tpLH tpHL	Propagation Delay E ₃ to O _n	4.0 3.5	6.2 5.6	8.0 7.5	4.0 3.5	12.5 8.5	4.0 3.5	9.0 8.5	ns	3-1, 3-3



Description


The 'F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active-LOW outputs. Each decoder has an active-LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the 'F139 can be used as a function generator providing all four minterms of two variables.

- Multifunction Capability
- Two Completely Independent 1-of-4 Decoders
- Active LOW Mutually Exclusive Outputs

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F139PC	1 1	9B
Ceramic DIP (D)	74F139DC	54F139DM	6B
Flatpak (F)		54F139FM	4L

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
A ₀ , A ₁	Address Inputs	0.5/0.375
E	Enable Inputs (Active LOW)	0.5/0.375
$\overline{O}_0 - \overline{O}_3$	Outputs (Active LOW)	25/12.5

Functional Description

The 'F139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighed inputs (A₀, A₁) and provides four mutually exclusive active-LOW outputs $\overline{(O_0-O_3)}$. Each decoder has an active LOW enable $\overline{(E)}$. When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the 'F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in *Figure a*, and thereby reducing the number of packages required in a logic network.

Truth Table


IN	INPUTS			OUTPUTS						
Ē	A ₀	A ₁	Ō ₀	\overline{O}_1	\overline{O}_2	\overline{O}_3				
Н	Х	Χ	Н	Н	Н	Н				
L	L	L	L	Н	Н	H				
L	Н	L	Н	L	H	Н				
L	L	Н	Н	Н	L	H				
L`	Н	Н	Н	Н	Н	L				

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Fig. a Gate Functions (each half)



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F		Units	Conditions
0,	T didnisto.	Min	Тур	Max	rity End	Line to 3-Line Pho
Icc	Power Supply Current		13	20	mA	V _{CC} = Max

	[3#]	54F/74F		54F		74F				
Symbol	Parameter	Vcc	= +25 c = +5 = 50	.0 V	N	/cc = /ii 50 pF	TA, V Cc CL =		Units	Fig.
- "=	0 SA 10 S	Min	Тур	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay A ₀ or A ₁ to O _n	3.5 4.0	5.3 6.1	7.0 8.0	2.5 3.5	9.5 9.5	3.0 4.0	8.0 9.0	ns	3-1, 3-10
tplh tphl	Propagation Delay	3.5 3.0	5.4 4.7	7.0 6.5	3.0 2.5	9.0 8.0	3.5 3.0	8.0 7.5	ns	3-1, 3-4

	Bit Binary Priority Code • Capability en Data Present on Any In for Priority Enceding of a				
		Military Grade			
	VCC = +5.0 V ±5%. TA = 0°C to +76°C			0	
Ceramic DIP (D)					
		S4F148FM			

	SAF/7AF (U.L.) HIGH/LOW
Priority Inputs (Active LOW) Enable Input (Active LOW) Enable Output (Active LOW) Group Select Output (Active LOW) Address Outputs (Active LOW)	

Ī ₄ [1		16 V _{CC}
I ₅ 2	teristics: See Se	15 EO
Ī ₆ 3		14 GS
Ī ₇ 4		13 Ī ₃
EI S	44	12 Ī ₂
Ā2 (11 Ī ₁
Ā1		10 Î ₀
GND	Prepagation E	9 Ā ₀

Description


The 'F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.

- Encodes Eight Data Lines in Priority
- Provides 3-Bit Binary Priority Code
- Input Enable Capability
- Signals When Data Present on Any Input
- Cascadable for Priority Encoding of n Bits

Ordering Code: See Section 6

Pkgs	Commercial Grade $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	Military Grade V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	Pkg Type
Ceramic DIP (D)	74F148DC	54F148DM	6B
Flatpak (F)		54F148FM	4L

Logic Symbol




V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
Ī ₀ – Ī ₇	Priority Inputs (Active LOW)	0.5/0.375
EI	Enable Input (Active LOW)	0.5/0.375
EO	Enable Output (Active LOW)	25/12.5
GS	Group Select Output (Active LOW)	25/12.5
$\overline{A_0} - \overline{A_2}$	Address Outputs (Active LOW)	25/12.5

The 'F148 8-input priority encoder accepts data from eight active-LOW inputs (I₀-I₇) and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (EI) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs. A Group Signal output (GS) and Enable Output (EO) are provided along with the three priority data outputs (A2, A1, A0). GS is active LOW when any input is LOW; this indicates when any input is active. EO is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both EO and GS are in the inactive HIGH state when the Enable Input is HIGH.

Logic Diagram



Truth Table

	INPUTS									0	UTP	UTS	
ΕĪ	T ₀	T ₁	T ₂	T ₃	Ī ₄	T ₅	T ₆	T ₇	GS	\overline{A}_0	Ā ₁	Ā ₂	EO
Н	Х	Х	X	Х	X	X	X	Х	Н	Н	Н	Н	н
L	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	H	Н	L
L	X	X	X	X	X	X	X	L	L	L	L	L	Н
L	X	X	X	X	X	X	L	Н	L	Н	L	L	H
L	Х	X	X	X	X	L	Н	Н	L	L	Н	L	Н
L	Х	X	X	X	L	Н	H,	Н	L	Н	Н	L	Н
L	Х	X	X	L	Н	Н	Н	Н	L	L	L	Н	H
L	Х	X	L	Н	Н	H	Н	Н	L	Н	L	Н	H
L	Х	L	Н	Н	Н	Н	Н	Н	L	L	Н	Н	H
L	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	н

eight active-LOW inputs (To-Tr) and provide

binary representation on the three active-LOW outputs. A priority is assigned to each input so when two or more inputs are simultaneously as

the input with the nighest priority is represented the output, with input line 7 having the highest priority. A HIGH on the Enable toput (EI) will feel outputs to the inactive (HIGH) state and affer

of the outputs. A Group Signation of Signation (EO) and Enable Output (EO) are provided all

H = HIGH Voltage Level

X = Immaterial si C3 svitos si tugni vna nardw


DC Characteristics over Operating Temperature Range (unless otherwise specified) to redmun years of philosome

Symbol	Parameter		54F/74F	ent ne	Units	Conditions of elder	
0,20.		Min	Тур	Max			
Icc	Power Supply Current		23	35	mA	Vcc = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

		·····	54F/74	F	5	4F	7	4F		
Symbol	Parameter	$T_A = +25$ °C, $V_{CC} = +5.0 V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max	7	
t _{PLH}	Propagation Delay	3.0	7.0 7.0	10.5 10.5					ns	3-1, 3-10
tpLH tpHL	Propagation Delay	2.5	3.5 3.5	5.0 4.5		Υ.	Y.		ns	3-1, 3-3
tpLH tpHL	Propagation Delay	3.0	5.0 5.0	7.0 7.0					ns	3-1, 3-4
tpLH tpHL	Propagation Delay	3.5 3.5	6.0	8.5 8.5					ns	3-1, 3-4
tpLH tpHL	Propagation Delay El to GS	3.0	5.0 5.0	7.0 7.0		T.		7	ns	3-1, 3-4
tpLH tpHL	Propagation Delay El to EO	2.0	5.0 5.0	7.0 7.0				Ы	ns	3-1, 3-4

Test limits in screened columns are preliminary.



Input Loading/Fan-Out: See Section 3 for U.L. definitions


Pln Names		SAF/7AF (U.L.) HIGH/LOW	
10-17 S0-82 E Z	Data Inputs Select Inputs Enable Input (Active LOW) Data Output Inverted Data Output	0.5/0.375 0.5/0.375 0.5/0.375 25/12.5 25/12.5	





Description

The 'F151 is a high-speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The 'F151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.




	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре	
Plastic DIP (P)	74F151PC	PEAG	9B	
Ceramic DIP (D)	74F151DC	54F151DM	6B	
Flatpak (F)		54F151FM	4L	

I3 1 16 Vcc I2 2 15 I4 I1 3 14 I5 I0 4 13 I6 Z 5 12 I7 Z 6 11 So E 7 10 S1 GND 8 9 S2

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
10 - 17	Data Inputs	0.5/0.375		
S ₀ - S ₂	Select Inputs	0.5/0.375		
E	Enable Input (Active LOW)	0.5/0.375		
Z	Data Output	25/12.5		
Z	Inverted Data Output	25/12.5		

Logic Symbol



The 'F151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$Z = \overline{E} \bullet (I_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_1$$

The 'F151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 'F151 can provide any logic function of four variables and its negation.

Truth Table same T smiles go save asitehelossado od


	INP	UTS	1	OL	ITPUTS
Ē	S ₂	S ₁	S ₀	Z	Z
Н	X	X	X	Н	Suppl J y 0
L	L	L	L	Īo	10
L	L	L	Н	Ī ₁	11
L	L	Н	L	Ī ₂	l ₂
L	L	Н	Н	<u>l</u> 3	13
L	Н	L	L	Ī4	14
- U	Н	L	Н	Ī ₅	15
SEV	Н	Н	L	Ī ₆	16
1	Н	Н	Н	Ī ₇	3 I I 7

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	INPUTS			54F/74F	rigie poi controlle	Units	Was of Conditions	
,	So 2 Z		32	Min	Тур	Max		by the state of three Select in	
Icc	Power Supply Current	Х	X	H	13.5	21	mA	V _{CC} = Max, V _{IN} = 4.5 V	

AC Characteristics: See Section 3 for waveforms and load configurations of the beginning and adjust a student

	13 13	HHJ	54F/74F		54F	74F	80 - 81	oli e E e lio
Symbol	al al Parameter				TA, VCC = Mil CL = 50 pF	T _A , V _{CC} = Com C _L = 50 pF	Units	Fig.
	160	ve Lanetto V E	Min Typ I	Max	Min Max	Min Max	ant sebiyot	n rararad
tplH tpHL	Propagation Delay S _n to Z	Voltage Level sterial	4.5 6.2 3.2 5.6	8.0 6.1	4.0 10 3.0 8.0	4.5 9.0 3.2 7.0	eight sourd ns ntoper man	3-10 lsa
tplH tpHL	Propagation Delay S _n to Z		4.5 9.9 5.0 7.1	13 9.0	4.5 17.5 4.5 11.5	4.5 15 5.0 10.5	ns age	3-1 3-10
tplH tpHL	Propagation Delay		3.4 4.8 4.5 6.8	6.1 8.5	3.4 7.5 4.0 10.5	3.4 7.0 4.5 10	ns ma	3-1 3-4
tpLH tpHL	Propagation Delay E to Z	al I	5.0 7.3 3.8 5.4	9.5 7.0	4.5 14.5 3.5 9.5	5.0 11 3.8 8.0	ns	3-1 3-3
tplH tpHL	Propagation Delay		3.0 4.3 2.0 2.9	5.7 4.0	2.5 7.5 1.5 6.0	3.0 6.5 2.0 5.0	ns	3-1 3-3
tpLH tpHL	Propagation Delay		4.0 7.6 3.7 5.2	9.5 6.5	3.5 11 3.5 8.0	4.0 11 3.7 7.5	ns	3-1 3-4

54F/74F153

Dual 4-Input Multiplexer


Description

The 'F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the 'F153 can generate any two functions of three variables.

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F153PC	or that iridolas	9B	
Ceramic DIP (D)	74F153DC	54F153DM	6B	
Flatpak (F)		54F153FM	4L	


Connection Diagram



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
I _{0a} – I _{3a}	Side A Data Inputs	0.5/0.375
lob - lab	Side B Data Inputs	0.5/0.375
S ₀ , S ₁	Common Select Inputs	0.5/0.375
Ē _b	Side A Enable Input (Active LOW)	0.5/0.375
E _b	Side B Enable Input (Active LOW)	0.5/0.375
Za	Side A Output	25/12.5
Zb	Side B Output	25/12.5

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8 control of the common Select inputs (S_0, S_1) . The two 4-input multiplexer circuits have individual active-LOW Enables $(\overline{E}_a, \overline{E}_b)$ which can be used to strobe the outputs independently. When the Enables $(\overline{E}_a, \overline{E}_b)$ are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The 'F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} Z_{a} &= \overline{E}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0}) \\ &I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0}) \\ Z_{b} &= \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0}) \end{split}$$

The 'F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.


1	INP	UTS	S INPUTS (a or b)					OUTPUT	Dual
	S ₀	S ₁	Ē	10	I ₁	12	13	Z	
	X	X	Н	X	X	X	Х	L	
	L	L	L	L	X	X	X	L	
	L	L	L	Н	X	X	X	Н	
	Н	L	L	X	L	X	X	L	
	Н	L	L	X	Н	X	Х	H noi	Descript
rd.	L	H	L	X	X	sajo i	X	3 is a nigh-	The Ft
10	LIBE	H	L	X	X	H	X	widus H enabi	lbgi bna
sh	H	Н	L	X	X	X	vi Lori	r souges.	from for
91	H	H	E	X	X	X	H	Mam Him ac	petrevni

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Description		54F/74F		Units	Conditions
	Besonption	Min	Тур	Max	Texelo	Juad 2-Input Muth
Icc	Power Supply Current		12	20	mA	V _{CC} = Max, V _{IN} = Gnd

AC Characteristics: See Section 3 for waveforms and load configurations

			5	4F/74	F	5	4F	7	4F		
Symbol	Parameter		$T_A = +25^{\circ}C$, $V_{CC} = +5.0 V$ $C_L = 50 pF$		TA, V _{CC} = Mil C _L = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig.	
			Min	Тур	Max	Min	Max	Min	Max	refluction	apuls. The
tplh tphL	Propagation Delay S _n to Z _n		5.5 4.0	8.1 7.0	10.5 9.0	5.0 3.5	11	5.5 4.0	12 10.5	ns	3-1, 3-10
tplH tpHL	Propagation Delay E _n to Z _n		5.0 4.0	7.1 5.7	9.0 7.0	4.5 3.5	11.5 9.0	5.0 4.0	10.5 8.0	ns	3-1, 3-3
tplh tphL	Propagation Delay	nyq	4.0	5.3 5.1	7.0 6.5	3.5	9.0	4.0	8.0 7.5	ns	3-1, 3-4

	SAF/YAF (U.L.) HIGH/LOW
	0.5/0.375 0 5/0.375 0.5/0.375 0.5/0.375

54F/74F157 Quad 2-Input Multiplexer Description Diagram State Connection Diagram State Connect

16 Vcc

15 Ē

14 loc

13 I_{1c}

12 Z_c

10 I_{1d}

11b 6

Z_b 7

GND 8

Description

The 'F157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.


Ordering Code: See Section 6 0.8 8.1 8.4

	Commercial Grade	Military Grade	Pkg Type	
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$		
Plastic DIP (P)	74F157PC		9B	
Ceramic DIP (D)	74F157DC	54F157DM	6B	
Flatpak (F)		54F157FM	4L	

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
I _{0a} – I _{0d}	Source 0 Data Inputs	0.5/0.375
I _{1a} - I _{1d}	Source 1 Data Inputs	0.5/0.375
E	Enable Input (Active LOW)	0.5/0.375
S	Select Input	0.5/0.375
$Z_a - Z_d$	Outputs	25/12.5

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

The 'F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input $\overline{(E)}$ is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The 'F157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$Z_a = \overline{E} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$	$Z_b = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$
$Z_c = \overline{E} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$	$Z_d = \overline{E} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$


A common use of the 'F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly

Truth Table Temp aling Temp along Truth Table

	INP	UTS	OUTPUT	
Ē	S	lo	I ₁	Z
Н	X	X	X	emuO Liggua
L	Н	X	L	L
L	Н	X	Н	Н
L	L	L	X	L
brLs a	mLet	H	X	See Hiction

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


irregular logic.



~y~	raiameter				Units	Conditions
	S In 12 Z	Min	Тур	Max		of a common Select input IS
Icc	Power Supply Current	TH	15	23	mA	V _{CC} = Max, All Inputs = 4.5 V

AC Characteristics: See Section 3 for waveforms and load configurations and applications of another property of benium aleb at the configurations of another property of the configurations of another property of the configurations of another property of the configuration of the conf

		$V_{CC} = +5.0 \text{ V}$ Mil		4F	Com		woles	Fig.		
Symbol	Voltage Lével			T _A , V _{CC} = Mil C _L = 50 pF						
		Min	Тур	Max	Min	Max	Min	Max	use of the	поттор
tplH tpHL	Propagation Delay S to Z _n	4.5 3.5	10.1 6.3	13 8.0	3.5 3.5	17 11.5	4.5 3.5	15 9.0	par soular par an lar	3-1 3-10
tpLH tpHL	Propagation Delay E to Zn	5.0 3.8	7.6 5.3	10 7.0	5.0 3.8	15 8.5	5.0 3.8	11.5 8.0	s el seu eu ms ns	3-1 3-3
t _{PLH}	Propagation Delay	3.8 2.5	5.5 4.6	7.0 5.5	3.5 2.5	10 7.5	3.8 2.5	8.0 7.0	ulaansa sir	3-1 3-4



54F/74F158


Quad 2-Input Multiplexer

Connection Diagram

are forced HIGH regardless of all other inputs in F156 is the logic implements ion of a 4-pole position switch where the position of the switch determined by the logic levels supplied to the lead in

Description

The 'F158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.




Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре	
Plastic DIP (P)	74F158PC	ý ý	9B	
Ceramic DIP (D)	74F158DC	54F158DM	6B	
Flatpak (F)		54F158FM	4L	

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
I _{0a} - I _{0d}	Source 0 Data Inputs	No.	Photo Control	0.5/0.375
I _{1a} - I _{1d}	Source 1 Data Inputs			0.5/0.375
E	Enable Input (Active LOW)			0.5/0.375
S	Select Input		2	0.5/0.375
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs			25/12.5

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

The 'F158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced HIGH regardless of all other inputs. The 'F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the 'F158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data alosies if texsigilium lugar 4 beup beage-fight is at 831 ft entiwith one variable common. This is useful for

Truth Table


	INF	PUTS		OUTPUTS	
Ē	S	l ₀	l ₁	Z	
Н	X	X	Х	Н	
L	L	L	X	Н	
L	L	Н	X	L	
L	Н	X	L	Н	
L	Н	X	Н	L	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

comes is determined by the state of the Select input. Until extend one to the state of the Select input. A less obvious use is as a function generator. The mod betterni and ni also before and the sand abundo benefited 'F158 can generate four functions of two variables has all to another the relation of salt to tuot yet attached only implementing gating functions.






DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions
0,	T di diiio.	Min	Тур	Max	table 8	Synchronous Presel
Icc War	Power Supply Current		10	15	mA	V _{CC} = Max*

AC Characteristics: See Section 3 for waveforms and load configurations

12 02	21/9		TA	4F/74 = +25	5°C		4 F /cc =		4F /cc =		
Symbol	Parameter	Parameter		$V_{CC} = +5.0 \text{ V}$ $C_{L} = 50 \text{ pF}$		$C_L = 50 pF$		Com $C_L = 50 pF$		Units	Fig. No.
	Пано		Min	Тур	Max	Min	Max	Min	Max		Pescription The 'F160 an
tplH tpHL	Propagation Delay S to Z	or applica- Inputs plus	4.0 4.0	6.4 6.9	8.5 9.0	4.0 4.0	10.5 10.5	4.0 4.0	9.5 10.5	ns ns	3-1 3-10
tplH tpHL	Propagation Delay	overriges all nous Reset	4.5 3.5	6.2 6.4	8.0 8.5	4.5 3.5	9.5 9.5	4.5 3.5	9.0 9.5	e 'Fan't ha and forcer	3-1 3-4
tPLH tPHL	Propagation Delay	tputs to	3.0 2.0	4.4	5.9 4.5	2.5 2.0	8.5 6.0	3.0	7.0 5.5	oo sebime jeer ns	3-1

^{*}Icc measured with outputs open and 4.5 V applied to all inputs.



Description	SAF/7AF (U.L.) HIGH/LOW
Count Enable Parallel Input. Count Enable Trickle Input. Clock Pulse Input (Active Rising Edge) Asynchronous Master Reset Input (Autive LOW) Synchronous Reset Input (Active LOW) Parallel Data Inputs Parallel Enable Input (Active LOW) Filip-flop Outputs Terminal Count Outputs	0.5/0.875 0.5/0.75 0.5/0.375 0.5/0.375 0.5/0.75 0.5/0.375 25/12.5

*R 1 16 VCC CP 2 15 TC 14 Q₀ P₀ 3 13 Q1 P1 4 12 Q₂ P2 5 11 Q₃ P3 6 CEP 7 10 CET 9 PE GND 8 *MR for '160

Description

The 'F160 and 'F162 are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock.


- Synchronous Counting and Loading
- High-speed Synchronous Expansion
- Typical Count Rate of 125 MHz

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F160PC, 74F162PC		9B	
Ceramic DIP (D)	74F160DC, 74F162DC	54F160DM, 54F162DM	7B	
Flatpak (F)		54F160FM, 54F162FM	4L	

Logic Symbol

*SR for '162



 $V_{CC} = Pin 16$ *MR for '160 GND = Pin 8 *SR for '162

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW	
CEP	Count Enable Parallel Input	0.5/0.375	
CET	Count Enable Trickle Input	0.5/0.75	
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375	
MR ('F160)	Asynchronous Master Reset Input (Active LOW)	0.5/0.375	
SR ('F162)	Synchronous Reset Input (Active LOW)	0.5/0.75	
P ₀ - P ₃	Parallel Data Inputs	0.5/0.375	
PE	Parallel Enable Input (Active LOW)	0.5/0.75	
Q ₀ – Q ₃	Flip-flop Outputs	25/12.5	
TC	Terminal Count Output	25/12.5	

The 'F160 and 'F162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F160) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F160), synchronous reset ('F162), parallel load, count-up and hold. Five control inputs — Master Reset (MR, 'F160), Synchronous Reset (SR, 'F162), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('F160) or SR ('F162) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'F160 and 'F162 use D-type edge-triggered flipflops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the 'F160, 'F162 decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations: Count Enable = CEP • CET • PE $TC = Q_0 • \overline{Q}_1 • \overline{Q}_2 • Q_3 • CET$


Mode Select Table


*SR	PE	CET	CEP	Action on the Rising Clock Edge (1)
L	X	X	X	RESET (Clear)
Н	L	X	X	LOAD $(P_n \rightarrow Q_n)$
Н	Н	Н	Н	COUNT (Increment)
Н	Н	L	X	NO CHANGE (Hold)
Н	Н	X	L	NO CHANGE (Hold)

*For the 'F162 only H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	RESIDENCE ATTRIC	54F/74F		54F/74F		Units	Conditions
	1 - 8 -	Min	Тур	Max	n on the R	ACIDA PER CET CIPP I ACIDA		
Icc	Power Supply Current	1 (6)	33	50	mA	Vcc = Max		

9 Synchronous Counting and Leading

AC Characteristics: See Section 3 for waveforms and load configurations

		!	54F/74	F	54F	74F	601 93	111000
Symbol	Parameter		$T_A = +25^{\circ} C$, $V_{CC} = +5.0 V$ $C_L = 50 pF$		TA, V _{CC} = Mil C _L = 50 pF	TA, VCC = Com CL = 50 pF	Units	Fig. No.
	2]90	Min	Тур	Max	Min Max	Min Max		
f _{max}	Maximum Count Frequency	75	85			65	MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP to Qn (PE Input HIGH)	3.5 4.5	5.5 7.5	7.5 10		3.5 8.5 4.5 11	ns	3-1
tplH tpHL	Propagation Delay CP to Qn (PE Input LOW)	4.0	6.0	8.5 8.5		4.0 9.5 4.0 9.5		3-7
tplH tpHL	Propagation Delay CP to TC	7.0 6.5	11 10	15.5 14	synchrones for applicat	7.0 16.5 6.5 15	ns	3-1 3-7
tplH tpHL	Propagation Delay CET to TC	2.5	4.5 4.5	7.5 7.5	e inputs plus ruffistage co	2.5 8.5 2.5 8.5	lo segyi (3-1 3-4
tpHL	Propagation Delay MR to Qn ('F160)	5.5	9.0	12	ar overnoes brocous Re- lows the ou	5.5 13	ns	3-1 3-11

AC Operating Requirements: See Section 3 for waveforms

	8 8 8 8	54F/74F	54F	74F	ipsi-i inuc	O Isoldá I. *	
Symbol	Parameter	$T_A = +25^{\circ} C$, $V_{CC} = +5.0 V$	T _A , V _{CC} =	T _A , V _{CC} =	∂ Units ∂	Fig.	
TC15	T30 01 000	Min Typ Max	Min Max	Min Max	Com		
t _s (H)	Setup Time, HIGH or LOW Pn to CP	4.0 5.0	oV ∧T C	4.0 5.0		3-5	
$\begin{array}{ccc} t_h \ (H) & \\ t_h \ (L) & \end{array}$	Hold Time, HIGH or LOW Pn to CP	0 0	0	PC, 74-063		74astic 21P (P)	
ts (H) at nis ts (L) 8 gi9	Setup Time, HIGH or LOW PE or SR to CP	11 9.0	00 548	9.0	ZAFT6	3-5	
$t_h (H)$ $t_h (L)$	Hold Time, HIGH or LOW PE or SR to CP	0	541	0	110	Platpak (F)	
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	12 6.0		12 6.0	ns	3-5	
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0	LU 101 C no	0	O-ns-1\ga	Input Load	
t _w (H) t _w (L)	Clock Pulse Width, HIGH or LOW	6.0 7.5	Parallel Input	6.0 7.5	ns	3-7	
t _w (L)	MR Pulse Width LOW ('F160)	6.0	nckle input	6.0	ns	3-1190	
t _{rec}	Recovery Time MR to CP ('F160)	6.0	Master Reset	6.0	tA .	3-1140 (1814) AM	

[■] Test limits in screened columns are preliminary.

ร์งกึ่วกับกับใร Presettable Binary Counter


Description

The 'F161 and 'F163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.


- Synchronous Counting and Loading
- High Speed Synchronous Expansion
- Typical Count Frequency of 125 MHz

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Die	
Pkgs	V _{CC} = +5.0 ±5%, T _A = 0° C to +70° C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	- Pkg Type	
Plastic DIP (P)	74F161PC, 74F163PC		9B	
Ceramic DIP (D)	74F161DC, 74F163DC	54F161DM, 54F163DM	7B	
Flatpak (F)	0	54F161FM, 54F163FM	4L	



Logic Symbol



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW	int wi
CEP	Count Enable Parallel Input	0.5/0.375	Lyg.
CET	Count Enable Trickle Input	0.5/0.75	
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375	
MR ('F161)	Asynchronous Master Reset Input (Active LOW)	90.5/0.375	
SR ('F163)	Synchronous Reset Input (Active LOW)	0.5/0.75	
Po-P3	Parallel Data Inputs	0.5/0.375	
PE	Parallel Enable Input (Active LOW)	0.5/0.75	
$Q_0 - Q_3$	Flip-flop Outputs	25/12.5	
TC	Terminal Count Output	25/12.5	

The 'F161 and 'F163 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F161), synchronous reset ('F163), parallel load, count-up and hold. Five control inputs - Master Reset (MR. 'F161), Synchronous Reset (SR, 'F163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('F161) or SR ('F163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

Mode Select Table

*SR	PE	CET	CEP	Action on the Rising Clock Edge (_/_)
L	X	X	X	RESET (Clear)
Н	L	X	X	LOAD (Pn → Qn)
Н	Н	Н	Н	COUNT (Increment)
Н	Н	L	X	NO CHANGE (Hold)
Н	Н	X	L	NO CHANGE (Hold)

*For 'F163 only

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

The 'F161 and 'F163 use D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.


The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = CEP • CET • PE $TC = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$





Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter 1	54F/74F			Units	Conditions	
		Min	Тур	Max	A silens	SE CET CEP CAR	
lcc	Power Supply Current		33	50	mA	Vcc = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

			54F/74	F	5	4F	7	4F		
Symbol	Parameter	Vo	Vcc = +5.0 V			Ta, V _{CC} = Mil C _L = 50 pF		Vcc = om 50 pF	Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	75	85				65		MHz	3-1, 3-7
tpLH tpHL	Propagation Delay CP to Qn (PE Input HIGH)	3.5 4.5	5.5 7.5	7.5 10			3.5 4.5	8.5 11	ns	3-1 0890 81 3-7 901 90109 81 8180
tpLH tpHL	Propagation Delay CP to Qn (PE Input LOW)	4.0	6.0	8.5 8.5	e sym	tag GIV tag GIV st eolva	4.0 4.0	9.5 9.5	ad through	
tpLH tpHL	Propagation Delay CP to TC	7.0 6.5	11 10	15.5 14	outpu	lis gni	7.0 6.5	16.5 15	ns ns	3-1 3-1
tpLH tpHL	Propagation Delay CET to TC	2.5 2.5	4.5 4.5	7.5 7.5		2	2.5 2.5	8.5 8.5	ns	3-1 3-4
tpHL TPHL	Propagation Delay MR to Qn ('F161)	5.5	9.0	12			5.5	13	ns _o ns	3-1 3-11

AC Operating Requirements: See Section 3 for waveforms

	_ Pkg	54F/74F	54F	74F	nmoQ		
Symbol	Parameter	$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	TA, VCC = Com	Units	Fig.	
	AB	Min Typ Max	Min Max	Min Max		Plastic	
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	4.0 5.0		4.0 5.0)([para]	ns	3-5, 910	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	0		0	,,,,	latpak	
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE or SR to CP	11 9.0		11 9.0	ns	3-5	
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE or SR to CP	0	8 for U.L. d	0		nput Loadin	
t _s (H)	Setup Time, HIGH or LOW CEP or CET to CP	12 6.0	Desci	12 6.0	ns	semsi ni	
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0	(Active Bis	k Pulse 0 er er Ress 0 ep	palO	SP SP MR	
t _w (H)	Clock Pulse Width, HIGH or LOW	6.0 7.5		6.0 7.5	ns	3-7	
t _w (L)	MR Pulse Width LOW ('F161)	6.0		6.0	ne	3-11	
trec	Recovery Time MR to CP ('F161)	6.0		6.0 ns		3-11 _{igo.}	

[■] Test limits in screened columns are preliminary.

Serial-In Parallel-Out Shift Register

Description

The 'F164 is a high speed 8-bit serial-in parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock.

- Typical shift Frequency of 90 MHz
- Asynchronous Master Reset
- Gated Serial Data Input
- Fully Synchronous Data Transfers

Ordering Code: See Section 6


A 1	37 10 3 10	14 Vcc
B 2		13 Q ₇
Q ₀ 3		12 Q ₆
Q1 4		11 Q ₅
Q ₂ 5		10 Q ₄
Q ₃ 6		9 MR
GND 7		8 CP

the state of the s	the state of the s	The state of the s		The second secon	
	Commercial Grade	Military Grade	Pkg		
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре	Parameter	
Plastic DIP (P)	74F164PC	niM 445 State	9A	(000)	
Ceramic DIP (D)	74F164DC	54F164DM	6A	Setup Time, HIGH of Pn to CP	(H) at (a) al
Flatpak	0	54F164FM	31	Hold Time, HIGH or Parto CP	
(F)					

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
A, B d-8 CP MR	Data Inputs Clock Pulse Input (Active Rising Edge) Master Reset Input (Active LOW)	0.5/0.375 0.5/0.375 0.5/0.375
Q ₀ - Q ₇	Outputs	1101W eat 25/12.5

Logic Symbol



 $V_{CC} = Pin 14$ GND = Pin 7

The 'F164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active-HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q₀ the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Mode Select Table


OPERATING	-1	NPL	JTS	OUTPUTS		
MODE	MR	Α	В	Q ₀	Q1 — Q7	
Reset (Clear)	Lin	X	X	a L a	LVOL	
Shift	TITI	l h h	l h l	LLLH	qo — q6 qo — q6 qo — q6 qo — q6	

L (I) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Immaterial

qn = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	OUTPUTS	Parameter		54F/74F		54F/74F		54F/74F		54F/74F		54F/74F		390 54F/74F		54F/74F		54F/74F		Units	Conditions
79-10 00	B A SM		Min	Тур	Max	serially thro	sight stages. Data is entered														
lcc	Power Su	pply Current	(IsalO)	SasA	35	55 un	mA	A, B = GND, V _{CC} = Max, CP = 2.4 V, MR =													

AC Characteristics: See Section 3 for waveforms and load configurations 3 and no notification HOIH-ol-WOLI rios3

	W voltage Levels (EAH Voltage Levels stein) which to the reference of the reference of the reference on the state of the reference on the referen	V _{CC} = +5.0 V			54F TA, VCC = Mil CL = 50 pF		74F TA, VCC = Com CL = 50 pF		OV.gi7 of the Mas	
Symbol ****										tarb (8 s A)
		Min	Тур	Max	Min	Max	Min	Max	uo O lia gi	ously, forcin
f _{max}	Maximum Clock Frequency	80	90				80		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP to Q _n	4.5 5.0	6.0 7.5	8.0 10	· Property		4.5 5.0	9.0	ns	3-1, 3-7
tphL	Propagation Delay MR to Qn	5.5	10.5	13			8.5	14	ns	3-1, 3-11

AC Operating Requirements: See Section 3 for waveforms

10	0 de 0	54F/74F	54F	74F	00	
Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} = Com	Units	Fig. No.
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A or B to CP	7.0 7.0		7.0 7.0	ns	3-5
t _h (H) t _h (L)	Hold Time, HIGH or LOW A or B to CP	1.0 1.0		1.0 1.0	110	
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	4.0 7.0		4.0 7.0	ns	3-7
t _w (L)	MR Pulse Width LOW	7.0		7.0	ns	3-11
t _{rec}	Recovery Time MR to CP	7.0		7.0	ns	3-11

54F/74F168 • 54F/74F169

4-Stage Synchronous Bidirectional Counters

U/D 1 16 Vcc CP 2 15 TC P0 3 14 Q0 P1 4 13 Q1 P2 5 12 Q2 P3 6 11 Q3 CEP 7 10 CET GND 8 9 PE

Connection Diagram


Description

The 'F168 and 'F169 are fully synchronous 4-stage up/down counters. The 'F168 is a BCD decade counter; the 'F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operaton, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.

- Synchronous Counting and Loading
- Built-in Lookahead Carry Capability
- Presettable for Programmable Operation

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg Type	
Pkgs	V _{CC} = +5.0 ±5%, T _A = 0°C to +70°C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$		
Plastic DIP (P)	74F168PC, 74F169PC		9B	
Ceramic DIP (D)	74F168DC, 74F169DC	54F168DM, 54F169DM	6B	
Flatpak (F)	711 503	54F168FM, 54F169FM	4L	




Logic Symbol

Vcc = Pin 16 GND = Pin 8

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description Description	DRITAIL A	54F/74F (U.L.) HIGH/LOW
CEP	Count Enable Parallel Input (Active LOW)	"	0.5/0.375
CET	Count Enable Trickle Input (Active LOW)	90	0.5/0.750
CP	Clock Pulse Input (Active Rising Edge)	0	0.5/0.375
Po - P3	Parallel Data Inputs		0.5/0.375
PE	Parallel Enable Input (Active LOW)		0.5/0.375
U/D	Up-Down Count Control Input		0.5/0.375
Q ₀ - Q ₃	Flip-flop Outputs	V	25/12.5
TC	Terminal Count Output (Active LOW)	THE	25/12.5



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

The 'F168 and 'F169 use edge-triggered J-K-type flipflops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the Po-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for the 'F169) in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'F168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

- 1) Count Enable = CEP CET PE
- 2) Up: $\overline{TC} = Q_0 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$
- 3) Down: $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (U/\overline{D}) \cdot \overline{CET}$


Mode Select Table

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load (Pn → Qn)
Н	L	L	Н	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	Н	X	X	No Change (Hold)
Н	X	Н	X	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	88171	54F/74F			Conditions
Oymbo.		Min	Тур	Max	Units	control or data input sinnals i
Icc	Power Supply Current	Name of the last	35	52	mA	V _{CC} = Max

AC Characteristics: See Section 3 for waveforms and load configurations

	2112-16-17		54F/74	F	5	4F	7	4F alb		other operal
Symbol	Parameter	Vo	= +25 c = +5 = 50	.0 V	٨	/ _{CC} = //il 50 pF	C	/cc = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		U/D input th
f _{max}	Maximum Clock Frequency	75	1 10 10 10 10 10 10 10 10 10 10 10 10 10		ITW V	NOLLA	730	ed that	MHz	3-1, 3-7
t _{PLH} t _{PHL}	Propagation Delay CP to Qn (PE HIGH or LOW)	4.0 5.5	7.0 9.0	10 12.5		nwoQ JauoC		n the C F169) N	ches zero	3-1, 3-7
tplH tpHL	Propagation Delay CP to TC	6.5 6.5	10.5 10.5	15 15		ne TC he TC se LOI	uento evel: E elso	a ion a il Jugni ise reti	ns	3-1, 3-7
tplH tpHL	Propagation Delay CET to TC	4.0 3.5	6.5 5.5	9.0 8.0		an soc ading		d 16, w via par	ns et itr	3-1, 3-4
tplH tpHL	Propagation Delay U/D to TC	4.0 4.5	6.5 7.5	9.0 10	ti eon desta	ir ereini 12. alni 12-floc	Marit 100 coi 1 coit	e ride idhin te lcoding	w sonsup onsup on vd bevi	3-1, 3-10

AC Operating Requirements: See Section 3 for waveforms


		54F/74F	54F	74F	elden∃ in • o0 = OT • Units	t) Cou
Symbol	Parameter	T _A = +25°C, V _{CC} = +5.0 V	T _A , V _{CC} =	TA, VCC = Com		
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	5.0 7.0	on on Rigina	la A		3-5
th (H) th (L)	Hold Time, HIGH or LOW	3.0 3.0	lock Edge	G han i	ns	V 1-2-4
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	10 10	nemeroni o secreti	J InvoO F	ne	3-5
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0	(bloH) api		ns	X H
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D or PE to CP	14 14			Hage Level tage Level at an	3-5
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D or PE to CP	0			115	3-3
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	4.5 6.5			ns	3-7

[■] Test limits in screened columns are preliminary.

54F/74F174

Hex D Flip-Flop (With Master Reset) Connection Diagram

with individual D inputs and O outputs. The Clock



Description


The 'F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F174PC		9В
Ceramic DIP (D)	74F174DC	54F174DM	6B
Flatpak (F)		54F174FM	4L

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
D ₀ - D ₅	Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR	Master Reset Input (Active LOW)	0.5/0.375
Q0 - Q5	Outputs	25/12.5

174


flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset $(\overline{\text{MR}})$ will force all outputs LOW independent of Clock or Data inputs. The 'F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Dn	Qn	(With Master Reset)
Н	Н	
L	L	

 t_n = Bit time before clock pulse t_{n+1} = Bit time after clock pulse

H = HIGH Voltage Level

L = LOW Voltage Level



	Data Inputs Clock Putse Input (Active Bleing Edge) Mester Resel Input (Active LOW) Outputs						

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F			Conditions
Cymbol	rarameter	Min	Тур	Max	Units	Juad U Filip-Flop
Icc	Power Supply Current		30	45	mA	$V_{CC} = Max,$ $D_n = \overline{MR} = 4.5 \text{ V}$ $CP = \underline{\Gamma}$

AC Characteristics: See Section 3 for waveforms and load configurations

	100			4F/74	F	5	4F	7	4F		Fig. No.
Symbol	Parameter		Vc	= +25 0 = +5 = 50	.0 V	N	/cc = /lil 50 pF	C	/ _{CC} = om 50 pF	Units	
	ај оно		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequ	iency	100	140				80		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP to Qn	general	3.5 4.5	5.5 7.0	8.0 10	enT an inc	qolf-qi ata ba	3.5 4.5	9.0 11.0	ns n	3-1, 3-7
tPHL	Propagation Delay MR to Qn	ik e provided	5.0	10	14	edit go stputs	d dunk nted oa	5.0	15.0	ns and	3-1, 3-11

AC Operating Requirements: See Section 3 for waveforms

		54F/74F	54F	74F	Positive Ed	Buffered Augustan		
Symbol	Parameter	$T_A = +25^{\circ}C$, $V_{CC} = +5.0 \text{ V}$	TA, VCC = TA, VCC = Com				Units	Fig. No.
		Min Typ Max	Min Max	Min Max				
t _s (H)	Setup Time, HIGH or LOW Dn to CP	4.0		4.0 4.0	ns	3-5		
t _h (H)	Hold Time, HIGH or LOW Dn to CP	0	V AT	0/03	Vcs T	agyle		
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	4.0 6.0		4.0 6.0	ns	3-7		
tw (L)	MR Pulse Width LOW	5.0		5.0	ns	3-11		
trec	Recovery Time MR to CP	5.0		5.0	ns	3-11		

■ Test limits in screened columns are preliminary.

(F)

Connection Diagram 54F/74F175 Quad D Flip-Flop 16 Vcc Q0 2 15 Q₃ 14 Q3 13 D₃ 12 D₂ D1 5 11 Q2 Q1 6 Q1 7 10 Q₂ 9 CP GND 8 Description The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. Logic Symbol A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW. AC Operating Requirements: See Section 3 for waveforms Edge-triggered D-Type Inputs Buffered Positive Edge-triggered Clock Asynchronous Common Reset True and Complement Output **D**3 Ordering Code: See Section 6 Q0 Q0 Q1 Q1 Q2 Commercial Grade Military Grade Pkg Pkgs $V_{CC} = +5.0 \text{ V } \pm 5\%$ $V_{CC} = +5.0 \text{ V} \pm 10\%$ Type $T_A = 0$ ° C to +70° C $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ Plastic 74F175PC 9B Vcc = Pin 16 DIP (P) GND = Pin 8 Ceramic 74F175DC 6B 54F175DM DIP (D) Flatpak 54F175FM 4L

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
D ₀ - D ₃	Data Inputs	0.5/0.375		
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375		
MR	Master Reset Input (Active LOW)	0.5/0.375		
Q ₀ - Q ₃	True Outputs	25/12.5		
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	25/12.5		


The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

DC Characteristics over Operating Taxes and OC

INPUTS	OUTPUTS				
$@ t_n, \overline{MR} = H$	@ t _n + 1				
Dn	Qn	Qn			
L H	L H	Η Ь			

 $t_n=Bit$ time before clock positive-going transition $t_{n+1}=Bit$ time after clock positive-going transition H=HIGH Voltage Level L=LOW Voltage Level





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

				uciays.	propagation
			1.0		

4	10000	1000
7		h
	-	u

175	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I yp anivian	ur arganmo	LAOCK BOD WEISTER TYESET MEG CO
Icc	Power Supply Current	22.5 34	mA	$V_{CC} = Max$ $D_{n} = \overline{MR} = 4.5 \text{ V}$ $CP = \bot$

AC Characteristics: See Section 3 for waveforms and load configurations assessment and accompany accompany and accompany accompany and accompany accompany and accompany accor

	Voltage Level	A VIOLE	54F/74F		54F		74F		Units	Fig.
Symbol	Parameter	T _A	T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		/ _{CC} = om 50 pF		
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	140		100		100		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP to Q _n or Q _n	4.0 4.0	5.0 6.5	6.5 8.5	3.5 4.0	8.5 10.5	4.0 4.0	7.5 9.5	ns	3-1 3-7
tphL	Propagation Delay MR to Qn	4.5	9.0	11.5	4.5	15	4.5	13	ns	3-1 3-11
tpLH	Propagation Delay MR to Qn	4.0	6.5	8.0	4.0	10	4.0	9.0	ns o-	3-1 3-11

AC Operating Requirements: See Section 3 for waveforms

Symbol	10 0		54F/74F		TA, VCC =		74F T _A , V _{CC} = Com		Units	Fig.
	Parameter	$T_A = +25^{\circ}C,$ $V_{CC} = +5.0 \text{ V}$								
		Min	Тур	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	3.0 3.0			3.0 3.0		3.0 3.0		ns	3-5
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	1.0			1.0 1.0		1.0 1.0		115	
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns	3-7
tw (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns	3-11
t _{rec}	Recovery Time MR to CP	5.0			5.0		5.0		ns	3-11

24 Vcc

23 Ā1

22 B₁

21 A2

20 B₂

19 Ā3

18 B₃

17 G

16 Cn-4

15 P 14 A=B

13 F₃

B₀ 1

S2 4

So 6

F₀ 9

F1 10

F₂ 11

GND 12

Description

The 'F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

- Provides 16 Arithmetic Operations
 Add, Subtract, Compare, Double, Plus Twelve other Arithmetic Operations
- Provides All 16 Logic Operations of Two Variables
 Exclusive-OR, Compare, AND, NAND, OR, NOR, Plus Ten Other
 Logic Operations
- Full Lookahead for High-speed Arithmetic Operation on Long Words

Ordering Code: See Section 6


18	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F181PC		9N
Ceramic DIP (D)	74F181DC	54F181DM	6N
Flatpak (F)		54F181FM	4M

Pin Names	Description	YYYYY	54F/74F (U.L.) HIGH/LOW	
A0 - A3	A Operand Inputs (Active LOW)		0.5/1.125	
$\overline{B_0} - \overline{B_3}$	B Operand Inputs (Active LOW)	UU	0.5/1.125	
S ₀ - S ₃	Function Select Inputs	- T	0.5/1.50	
M	Mode Control Input		0.5/0.375	
Cn	Carry Input		0.5/1.875	
F ₀ - F ₃	Function Outputs (Active LOW)		25/12.5	
A = B	Comparator Output		OC*/12.5	
G P	Carry Generate Output (Active LOW)		25/12.5	
P	Carry Propagate Output (Active LOW)	19	25/12.5	
Cn + 4	Carry Output		25/12.5	


^{*}OC - Open Collector

Logic Symbols paid neltoenno

Active-HIGH Operands




Active-LOW Operands



V_{CC} = Pin 24 GND = Pin 12

Logic Diagram



Functional Description

The 'F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active-LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn + 4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the Add mode, P indicates that F is 15 or more, while G indicates that F is 16 or more. In the Subtract mode, P indicates that F is zero or less, while G indicates that F is less than zero. P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output (Cn + 4) signal to the Carry input (Cn) of the next unit. For highspeed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 'F181

devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the $C_n + 4$ signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

Function Table

М	ODE			100	WE-LOW OPERANDS & Fn OUTPUTS	8-5	/E-HIGH OPERANDS & Fn OUTPUTS	₹ of Ħ to Ā
S ₃	S ₂	S ₁	S ₀	LOGIC (M = H)	ARITHMETIC** (M = L) (Cn = L)	LOGIC (M = H)	ARITHMETIC** $(M = L) (C_n = H)$	A or B to P
L ^{S-}	8 <u>(</u> 1-8 8- <u>6</u>	L	L	Ā ĀB	A minus 1 AB minus 1	$\frac{\overline{A}}{A+B}$	A + B	A to B to F
L	0 H-8	Н	H	Ā + B Logic 1	AB minus 1 minus 1	ĀB Logic 0	A + B minus 1	A or B to F.
L	H	L	L H	A + B B	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$	ĀB B	A plus AB (A + B) plus AB	Any A or B
LS=	H	Н	Н	A⊕B A+B	A minus B minus 1 A + B	A⊕B AB	A minus B minus 1 AB minus 1	Any A or B
H H H	E L - 8	L L H	H ₁	ĀB A⊕B B	A plus (A + B) A plus B AB plus (A + B)	$\overline{A} + B$ $A \oplus B$ B	A plus AB A plus B (A + B) plus AB	Tot B to F
Н	8 4 8 8 A	H	H	A + B Logic 0	A + B A plus A*	AB Logic 1	AB minus 1 A plus A*	8 = A of 8 to A
Н	ннн	LHH	HLH	AB AB	AB plus A AB minus A	A + B A + B	(A + B) plus A (A + B) plus A A minus 1	in screened column

^{*}each bit is shifted to the next more significant position

H = HIGH Voltage Level L = LOW Voltage Level

^{**}arithmetic operations expressed in 2s complement notation

181	singinal triox buts fill	IVIIII	гур	iviax	nou abola	Select inputs (Se - Se) and the
Іонали на	Output HIGH Current	A edT	-4	250	μА	V _{OH} = 4.5 V, V _{CC} = Min, A = B
Iccur and as	Power Supply Current	edsorb	43	65	mA	Vcc = Max saego eaerti alail

AC Characteristics: See Section 3 for waveforms and load configurations

	B > A pris	E < A elsoibni o	tang	54F/74	Fens to	5	4F	7	4F	ade Contri	Viten the M
Symbol	na alternative and		Vc	= +25 c = +5 L = 50	.0 V	٨	/cc = //il 50 pF	C	/ _{CC} = om 50 pF	Units	Fig. No.
	Path & sunim	Mode	Min	Тур	Max	Min	Max	Min	Max	ookshead	r for carry
tplh tphl	C _n to C _n + 4	notation) victor s when a carry is	3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	12 11.5	3.0 3.0	9.5 9.0	ns	3-1 3-4
tplh de so	A or B to Cn + 4	Insmelamo Sum beistenen al yes	5.0 5.0	10 9.4	13 12	5.0 5.0	18 17	5.0 5.0	14 13	ns	3-3-1 3-3-1
tpLH tpHL	A or B to Cn + 4	pitch generate the pitch of the	5.0 5.0	10.8 10	14 13	5.0 5.0	19.5 18	5.0 5.0	15 14	ns i	3-1 3-3
tPLH HØTE	C _n to F	atugni Hall Any	3.0	6.7 6.5	8.5 8.5	3.0	12 12	3.0	9.5 9.5	ns	3-1 3-4
tplH tpHL	A or B to G	Sum	3.0 3.0	5.7 5.8	7.5 7.5	3.0 3.0	10.5 10.5	3.0	8.5 8.5	of this up	3-4 3-4
tplH tpHL	A or B to G	Dif	3.0 3.0	6.5 7.3	8.5 9.5	3.0 3.0	12 13.5	3.0	9.5 10.5	ns old	3-1 3-3
tplH tpHL	A or B to P	SQNARI Sum	3.0 3.0	5.0 5.5	7.0 7.5	3.0 3.0	10 10.5	3.0	8.0 8.5	ns	3-1 3-3
tpLH tpHL	A or B to P	HE DIF	4.0 4.0	5.8 6.5	7.5 8.5	4.0 4.0	10.5 12	4.0	8.5 9.5	ns	3-1 3-3
tplH tpHL	A _i to B _i to F _i	Sum	3.0 3.0	7.0 7.2	9.0	3.0 3.0	12.5 14	3.0 3.0	10 10	ns	3-1, 3-3 3-4
tplH tpHL	A _i or B _i to F _i	Dif	3.0	8.2 5.0	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns	3-1, 3-3 3-4
tplH tpHL	Any A or B to Any F	Sum	4.0 4.0	8.0 7.8	10.5 10	4.0 4.0	15.5 14	4.0 4.0	11.5 11	ns	3-1, 3-3 3-4
tplH tpHL	Any A or B to Any F	Dif	4.5 4.5	9.4 9.4	12 12	4.5 4.5	17 17	4.5 4.5	13 13	ns	3-1, 3-3 3-4
tplH tpHL	A or B to F	Logic	4.0 4.0	6.0 6.0	9.0 10	4.0 4.0	12.5 14	4.0 4.0	10 11	ns	3-1, 3-3 3-4
tPLH tPHL	\overline{A} or \overline{B} to $A = B$	Dif	11 7.0	18.5 9.8	27 12.5	11 7.0	35 17.5	11 7.0	29 13.5	ns	3-1, 3-3 3-4

[☐] Test limits in screened columns are preliminary.

16 Vcc

15 P₂

14 G₂

13 Cn

12 Cn+x

11 Cn+y 10 G 9 Cn+z

Connection Diagram

GND 8

54F/74F182

Carry Lookahead Generator

Description work events the fund attended the stand The 'F182 is a high-speed carry lookahead generator. It is generally used with the 'F181, 'F381 or 29F01 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than four bits.

- Provides Lookahead Carries across a Group of Four ALUs
- Multi-level Lookahead High-speed Arithmetic Operation over Long Word Lengths


Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F182PC	A CALL TO SEE THE SEE	9B
Ceramic DIP (D)	74F182DC	54F182DM	7B
Flatpak (F)	J 1025	54F182FM	4L

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
Cn	Carry Input	0.5/0.75
\overline{G}_0 , \overline{G}_2	Carry Generate Inputs (Active LOW)	0.5/5.25
G ₁	Carry Generate Input (Active LOW)	0.5/6.0 Yam BUJA
G ₃	Carry Generate Input (Active LOW)	0.5/3.0
$\overline{P}_0, \overline{P}_1$	Carry Propagate Inputs (Active LOW)	0.5/3.0
P ₂	Carry Propagate Input (Active LOW)	0.5/2.25
P ₃	Carry Propagate Input (Active LOW)	0.5/1.5
$C_n + x - C_n + z$	Carry Outputs	25/12.5
G	Carry Generate Output (Active LOW)	25/12.5
P	Carry Propagate Output (Active LOW)	25/12.5

Logic Symbol



Functional Description


The 'F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate (Po-P3) and Carry Generate (Go-G3) signals and an active-HIGH Carry input (Cn) and provides anticipated active-HIGH carries (Cn + x, Cn + y, Cn + z) across four groups of binary adders. The 'F182 also has active-LOW Carry Propagate (P) and Carry Generate (G) outputs which may be used for further levels of look-ahead. The logic equations provided at the outputs are:

Also, the 'F182 can be used with binary ALU's in an active-LOW or active-HIGH input operand mode. The connections (Figure a) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 'F181 or 'F381.

 $C_{n+x} = G_0 + P_0C_n$ $C_{n+y} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{n}$ $C_{n+z} = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n$


 $\begin{array}{ll} G &= \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ P &= \overline{P_3 P_2 P_1 P_0} \end{array}$

Fig. a 32-Bit ALU with Ripple Carry between 16-Bit Lookahead ALUs



*ALUs may be either 'F181, 'F381 or 2901A

Logic Diagram



Truth Table

	Parameter		OUTPUTS							S	PUT	IN			
	IDISHIDIU 1	P	z G	C _{n+}	C _{n+y}	Cn+x	P ₃	G ₃	P ₂	G ₂	₽ ₁	G ₁	₽ ₀	Ō₀	Cn
	Power Supply Current (All Outputs HIGH)				A.8	285	The state of the s	Am				ax; P inpu	X	6Ha	X L
	Power Supply Current (All Outputs LOW)					Н							X L	X	X H
	THE STATE OF THE S				L						H	H	X	X	X
					L						X	Н	Н	Н	X
					L						X	Н	X	Н	L
C Chara	cleristics: See Section 3 for wa	relorn			Hoo		ans				X	L	X	X	X
		-			Н						L	X	X	X	Н
					П						-	^	-	^	П
				BSL =			4		H		X	X	X	X	X
				L						Hm	Н	Н	X	X	X
lodmy	Paramoter			OL.					X	HO	X	H	Н	·H	X
				H			V		X	H	X	Н	X	Н	L
				Н					L	X	X	X	X	X	X
	Propagation Delay			Н					LD 8	X	Ĺ	L	x	Ĺ	
JHS				Н					L	X	ī	X	î	X	Н
	Propagation Delay		2.5									X	T		
JHS	Pa. Pr or Pg to Cn + x, Cn - y.	Qu + z	Н				H	Н	X	X	X	X		X	
	Propagation Delay		H				X	H	H	H	Х	H		X	
	Go, Gr of Go to Cn + x, Cn + y,	Cn+z	Н				X	Н	X	吊	X	Н		Ĥ	
	Propagation Delay		(Le				X	L	X	X	X	X		X	
	Pt. P2 or P3 to G		CLO				Ĺ	X	X	o Le	X	X		X	
							L	X	L	X	X	L		X	
	Propagation Delay		L				L	X	P0.5	X	L	X		L	
		Н					X		X		X		Н	r-6 .	
	Propagation Delay	Н					X		X		Н		X	3-6	
		Н		***********			X		H		X		X		
	ts in acreened columns are prelimi	Hose					Н		X L		X		X		

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F		Units	Conditions	
	T di dilicto	Min	Max	ie Go Pa		
Іссн	Power Supply Current (All Outputs HIGH)	18.4	28	mA	$V_{CC} = Max; \overline{P_3}, \overline{G_3} = 4.5 \text{ V}$ All Other Inputs = Gnd	
ICCL	Power Supply Current (All Outputs LOW)	23.5	36	mA	$\begin{array}{c} \text{V}_{\text{CC}} = \text{Max}; \\ \overline{\text{G}_0}, \overline{\text{G}_1}, \overline{\text{G}_2} = 4.5 \text{ V} \\ \text{All Other Inputs} = \text{Gnd} \end{array}$	

AC Characteristics: See Section 3 for waveforms and load configurations

		5	4F/74	F B	5	4F	7	4F		X
Symbol	Parameter	Vc	= +25 c = +5 _ = 50	.0 V	٨	/cc = //ii 50 pF	C	/cc = om 50 pF	X X X	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		H J
tplh tphl	Propagation Delay C _n to C _n + x, C _n + y, C _n + z	3.0 3.0	6.6 6.8	8.5 9.0	3.0	10.5 11	3.0	9.5 10	ns	3-1 3-4
tplh tphl	Propagation Delay Po, P1 or P2 to Cn + x, Cn + y, Cn + z	2.5 2.0	6.2 3.7	8.0 5.0	2.5	10.7	2.5	9.0 6.0	ns	3-1 3-3
tplH tpHL	Propagation Delay \overline{G}_0 , \overline{G}_1 or \overline{G}_2 to C_{n+x} , C_{n+y} , C_{n+z}	2.5 2.0	6.5 3.9	8.5 5.2	2.5	10.5 6.5	2.5	9.5 6.0	ns ns	3-1 3-3
tplH tpHL	Propagation Delay P1, P2 or P3 to G	3.0 3.0	7.9 6.0	10.0	3.0	12.5 9.5	3.0	11 9.0	x ns	3-1 3-4
tpLH tpHL	Propagation Delay Gn to G	3.0 3.0	8.3 5.7	10.5 7.5	3.0	12.5 9.5	3.0 3.0	11.5 8.5	ns	3-1 3-4
tplH tpHL	Propagation Delay	3.0 2.5	5.7 4.1	7.5 5.5	3.0 2.5	11 7.5	3.0 2.5	8.5 6.5	ns	3-1 3-4

■ Test limits in screened columns are preliminary.

4

54F/74F189

64-Bit Random Access Memory (With 3-State Outputs)

Connection Diagram


Description

The 'F189 ia a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded onchip. The outputs are 3-state and are in the high-impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

- 3-State Outputs for Data Bus Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F189PC		9B	
Ceramic DIP (D)	74F189DC	54F189DM	6B	
Flatpak (F)		54F189FM	4L	



V_{CC} = Pin 16 GND = Pin 8

Logic Symbol

Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
A ₀ – A ₃	Address Inputs	0.5/0.375		
A ₀ - A ₃	Chip Select Input (Active LOW)	0.5/0.75		
WE	Write Enable Input (Active LOW)	0.5/0.75		
D1 - D4	Data Inputs	0.5/0.375		
$\overline{O}_1 - \overline{O}_4$	Inverted Data Outputs	25/12.5		

Function Table paid notion no 3 **INPUTS OPERATION** CONDITION OF OUTPUTS CS WE L Write High Impedance Read Complement of Stored Data H Hooly X Inhibit High Impedance H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Logic Diagram D4 D1 D2 D_3 **DATA BUFFERS** The F189 is a high-speed 64-bi Address inputs are buffered to mini chip. The outputs are 3-state are the Chip Select (CS) input is H GH 16-WORD x 4-BIT mode and the output data is the **ADDRESS** DECODER MEMORY CELL DRIVERS DECODER ARRAY 9 3-State Outputs for Data Bus Ap. Buffered Inputs Minimize Loading A3 Olade Clamped Inputs Minimize Ringing **OUTPUT BUFFERS** \overline{O}_1 \overline{O}_2 \overline{O}_3 \overline{O}_4

	Fan-Quit See Section 3 for U.L. definitions		
Pln Names	Description	54F/74F (U.L.) HIGH/LOW	
A0 - As CS WE D1 - D4	Address Inputs Chip Select Input (Active LOW) Write Enable Input (Active LOW) Data Inputs Data Chiputs	0.5/0.375 0.5/0.75 0.5/0.75 0.5/0.375	

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F		Units	Conditions
Cymbol	T drumeter	Min	Тур	Max	1611100	D absoru mwoulqt
Icc	Power Supply Current		37	55	mA	V _{CC} = Max; WE, CS, Gnd

AC Characteristics: See Section 3 for waveforms and load configurations

	N 185	!	54F/74	F	5	4F	7	4F		
Symbol	Parameter	Vc	= +25 c = +5 L = 50	.0 V	N	/cc = Mil 50 pF	C	/ _{CC} = om 50 pF	Units	Fig.
	100	Min	Тур	Max	Min	Max	Min	Max		Description
tplH tpHL	Access Time, HIGH or LOW	11 8.0	18.5 13.5	26 19			11 8.0	27 20	dialever a	3-1 3-10
tpzh tpzL	Access Time, HIGH or LOW	3.5 5.0	6.0	8.5 13			3.5 5.0	9.5	ns ns	3-1, 3-12 3-13
t _{PHZ}	Disable Time, HIGH or LOW	2.0 3.0	4.0 5.5	6.0 8.0			2.0	7.0 9.0	ns	3-1, 3-12 3-13
tpzh tpzL	Write Recovery Time, HIGH or LOW WE to On	12 6.5	20 11	28 15.5			12 6.5	29 16.5	ns en	3-1, 3-12 3-13
tPHZ tPLZ	Disable Time, HIGH or LOW WE to On	4.0 5.0	7.0 9.0	10 13			4.0 5.0	11 14	ns	3-1, 3-12 3-13

AC Operating Requirements: See Section 3 for waveforms

arameter	and the same of th	= +25°C,	TA V		N. 19.14	7 17 15 1	59V - 1	8025
		c = +5.0 V	STATE OF THE PARTY	/cc = 		Vcc =		Fig. No.
	Min	Тур Мах	Min	Max	Min	Max		Plastic 21P (P)
HIGH or LOW	0	S4F190DM			0	D06134	ns	3-16
HIGH or LOW	2.0 2.0	SAFTBOFM			2.0 2.0		113	Ratpak (F)
HIGH or LOW	10 10				10 10		ne	3-14
HIGH or LOW	0	enomininad			0	898 di		
LOW	6.0	- AVOL			6.0	unt Bru	00 ne	3-14
.OW	6.0	(egbil ghis		GA UNI			OID CI	CP P0 P0
dth LOW	6.0	Angus (Secure)			6.0	Pown	ns	3-16
	HIGH or LOW HIGH or LOW LOW	0 1 2.0 2.0 2.0 2.0 1.	0 MGGE 486 0 MGGE 486 4IGH or LOW 2.0 2.0 10 10 10 4IGH or LOW 0 0 LOW 6.0	0 Mage 4 A A A A A A A A A A A A A A A A A A	0 MGGB 338 HIGH or LOW 2.0 2.0 M308 348 HIGH or LOW 0 10 HIGH or LOW 0 0 LOW 6.0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 2.0 2.0 2.0 2.0 2.0 4.1 GH or LOW 10 10 10 10 10 10 10 10 10 10 10 10 10	0 0 0 ns HIGH or LOW 2.0 2.0 2.0 HIGH or LOW 10 10 10 10 ns HIGH or LOW 0 0 0 0 LOW 6.0 6.0 ns

[■] Test limits in screened columns are preliminary.

19/Down Decade Counter (With Preset and Ripple Clock)

P₁ 1 16 Vcc Q₁ 2 15 P₀ Q₀ 3 14 CP CE 4 13 RC U/D 5 12 TC Q₂ 6 11 PL Q₃ 7 10 P₂ GND 8 9 P₃

Description


The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-speed 110 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable

Ordering Code: See Section 6


	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F190PC	Min Typ Max	9В
Ceramic DIP (D)	74F190DC	54F190DM	7B
Flatpak (F)	2.0	54F190FM	4L

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
CE	Count Enable Input (Active LOW)	0.5/1.125
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
P ₀ - P ₀	Parallel Data Inputs	0.5/0.375
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
U/D	Up/Down Count Control Input	0.5/0.375
Q ₀ - Q ₃	Flip-flop Outputs	25/12.5
RC	Ripple Clock Output (Active LOW)	25/12.5
TC	Terminal Count Output (Active HIGH)	25/12.5



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Functional Description

The 'F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (Po - P3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. CE and U/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/ underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 'F191 data sheet.

Mode Select Table

	INP	UTS	MODE				
PL	CE	Ū/D	СР	MODE			
Н	L	L	7	Count Up			
Н	L	Н	5	Count Down			
L	X	X	X	Preset (Asyn.)			
Н	Н	X	X	No Change (Hold)			

RC Truth Table

1	NPUT	S	OUTPUT
CE	TC*	СР	RC
L H X	HXL	х х	Ън


*TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

State Diagram



DC Characteristics Over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F		Units	Conditions
O y .		Min	Тур	Max	· · · · · ·	Containions
Icc	Power Supply Current		38	55	mA	Vcc = Max

AC Characteristics: See Section 3 for waveforms and load configurations

			5	4F/74I	F	54	4F	7	4F	3 67 2 61	1 1 11 11 1
Symbol	Parameter		Vcc	$= +25^{\circ}$ 0 = +5. 0 = 50	0 V	٨	/cc = Mil 50 pF	C	/cc = om 50 pF	I bus les Units	Fig. Wo
	1138		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequenc	у	80	110		80		80		MHz	3-1, 3-7
t _{PLH}	Propagation Delay CP to Qn		3.0 3.0	5.5 6.5	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 11	ns	3-1
tpLH tpHL	Propagation Delay CP to TC		8.0 5.0	12.5 9.5	16 13	8.0 5.0	22.5 18	8.0 5.0	17 14		3-7
tplh tphL	Propagation Delay CP to RC		4.0 3.0	7.0 5.0	9.5 8.0	4.0 3.0	13.5 11	4.0	10.5 9.0	ns	3-1-2890
tpLH tpHL	Tropagation Delay	ronous ne 'F19	3.0	4.6 4.5	7.0 7.0	3.0	10 10	3.0 3.0	8.0 8.0	a reversib t asynchro	na gnithuos
tplH tpHL	Propagation Delay U/D to RC	of met	7.0 5.0	9.0	18 12	7.0 5.0	25.5 17	7.0 5.0	19	t and the	igfue touco
tpLH tpHL	Propagation Delay U/D to TC		3.0 3.0	6.0 6.5	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	by the risi	3-2
tpLH tpHL	Propagation Delay		3.0 8.0	4.6 13.4	7.0 17	3.0 8.0	10 24	3.0 8.0	8.0 18	ns	3-1 3-4
tpLH tpHL	Propagation Delay PL to Qn		3.0 4.0	6.7 7.2	11 15	3.0 4.0	15.5 21	3.0 4.0	12 16	ns	3-1 3-11

AC Operating Requirements: See Section 3 for waveforms


L	Type I do 0 0 0	54F/74F	54F	74F	Sol	agal ^c
Symbol	Parameter gg	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 \text{ V}$	Ta, Vcc =	T _A , V _{CC} = Com	Units	Fig.
		Min Typ Max	Min Max	Min Max		(9) 910
ts (H) ts (L)	Setup Time, HIGH or LOW Pn to PL	5.0 MORRIANS 8.0	5.0 8.0	5.0 8.0	ns	3-14
th (H) th (L)	Hold Time, HIGH or LOW Pn to PL	54F191FM 0.E 0.E	3.0 3.0	3.0	110	(F)
ts (L)	Setup Time LOW CE to CP	10 anolliniteb	10	10	o ns	3-5
th (L)	Hold Time LOW CE to CP	0 noligits	0	0		Pin Names
tw (L)	PL Pulse Width LOW	6.0	6.0	6.0	ns	3-11
t _w (L)	CP Pulse Width LOW	6.0 (egb3 pnis	6.0	6.0	ns	3-7 90
trec	Recovery Time PL to CP	(N7.0 evitos) fugni	7.0	7.0	A ns	3-11

[■] Test limits in screened columns are preliminary.

Flip flop Outputs

บิติ/Down Binary Counter

(With Preset and Ripple Clock)



Description


The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- High-Speed 110 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Parallel Load
- Cascadable

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F191PC	Vaa+= ooV	9B
Ceramic DIP (D)	74F191DC	54F191DM	7B
Flatpak (F)	80 0.8	54F191FM	4L

Logic Symbol



Vcc = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
CE	Count Enable Input (Active LOW)	0.5/1.125
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
Po - P3	Parallel Data Inputs	0.5/0.375
PL 17-8	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
U/D	Up/Down Count Control Input	0.5/0.375
Q ₀ – Q ₃	Flip-flop Outputs	25/12.5
RC	Ripple Clock Output (Active LOW)	25/12.5
TC	Terminal Count Output (Active HIGH)	25/12.5

Functional Description

The 'F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load $\overline{(PL)}$ input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the $\overline{\text{CE}}$ input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the $\overline{\text{U}}/\text{D}$ input signal, as indicated in the Mode Select Table. $\overline{\text{CE}}$ and $\overline{\text{U}}/\text{D}$ can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Mode Select Table

	INP	UTS	MODE		
PL	CE	Ū/D	СР		
Н	L	L	5	Count Up	
Н	L	Н	_	Count Down	
L	X	X	X	Preset (Asyn.)	
Н	Н	X	X	No Change (Hold)	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (\overline{RC}) output. The \overline{RC} output is normally

HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.


RC Truth Table

11	NPUTS	OUTPUT	
CE	TC*	СР	RC
L	Н	v	T
Н	X	X	H
X	L	X	H

*TC is generated internally

A method of causing state changes to occur simultaneously in all stages in shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negativegoing edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \overline{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Fig. a N-Stage Counter Using Ripple Clock




Fig. b Synchronous N-Stage Counter Using Ripple Carry/Borrow





Fig. c Synchronous N-Stage Counter with Parallel Gated Carry/Borrow 2002 668 18/10/09/19/19/19 palleting 3A



DC Characteristics Over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F	Units	Conditions	
3-11	an los	Min Typ Max	WOJ	PE Pulse Width.	
lcc 5-8	Power Supply Current	38 0.0 55	mA	Vcc = Max	(L) w

AC Characteristics: See Section 3 for waveforms and load configurations

			54F/74	F	5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 V$ $C_L = 50 pF$			TA, VCC = Mil CL = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	80	110		80		80		MHz	3-1, 3-7
tplH tpHL	Propagation Delay CP to Qn	3.0 3.0	5.5 6.5	9.0 10	3.0	12.5 14	3.0 3.0	10 11	ns	3-1
tplH tpHL	Propagation Delay CP to TC	8.0 5.0	12.5 9.5	16 13	8.0 5.0	22.5 18	8.0 5.0	17 14	113	3-7
tPLH tPHL	Propagation Delay CP to RC	4.0 3.0	7.0 5.0	9.5 8.0	4.0	13.5 11	4.0 3.0	10.5 9.0	ns	3-1
tplH tpHL	Propagation Delay CE to RC	3.0 3.0	4.6 4.5	7.0 7.0	3.0 3.0	10 10	3.0 3.0	8.0 8.0	113	3-4
tplH tpHL	Propagation Delay U/D to RC	7.0 5.0	11 9.0	18 12	7.0 5.0	25.5 17	7.0 5.0	19 13	ns	3-1
tPLH tPHL	Propagation Delay U/D to TC	3.0 3.0	6.0 6.5	11 11	3.0	15.5 15.5	3.0 3.0	12 12	110	3-2
tplH tpHL	Propagation Delay Pn to Qn	3.0 8.0	4.6 13.4	7.0 17	3.0 8.0	10 24	3.0 8.0	8.0 18	ns	3-1 3-4
tPLH tPHL	Propagation Delay PL to Qn	3.0 4.0	6.7 7.2	11 15	3.0 4.0	15.5 21	3.0 4.0	12 16	ns	3-1 3-11

[☐] Test limits in screened columns are preliminary.

AC Operating Requirements:	See Section 3 for waveforms		


		54F/74F	54F	74F		CONTROL
Symbol	Parameter	T _A = +25° C, V _{CC} = +5.0 V	T _A , V _{CC} = Mil	T _A , V _{CC} =	Units	Fig.
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW	5.0 8.0	5.0 8.0	5.0 8.0	ns	3-14
t _h (H) t _h (L)	Hold Time, HIGH or LOW	e, HIGH or LOW 3.0 3.0 3.0 3.0		3.0 3.0		
t _s (L)	Setup Time LOW CE to CP	10	10	10	. ns	3-5
th (L)	Hold Time LOW CE to CP	O SECURE SERVERS	0	0	kO estaka	DC Celina Symbol
t _w (L)	PL Pulse Width, LOW	6.0 gvT niM	6.0	6.0	ns	3-11
t _w (L)	CP Pulse Width, LOW	6.0 88	6.0	6.0 O viga	UZ Inso9	3-7 30
trec	Recovery Time PL to CP	7.0	7.0	7.0	ns	3-11

					.gFl .uo.	

54F/74F192

Up/Down Decade Counter
(With Separate Up/Down Clocks)

Connection Diagram



Description


The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load $\overline{(PL)}$ and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F192PC	K B L	9B
Ceramic 74F192DC		54F192DM	6B
Flatpak (F)	Ü-0-0	54F192FM	4L

Logic Symbol



Pin Names	Description	54F/74F (U.L.) HIGH/LOW
CPu	Count Up Clock Input (Active Rising Edge)	0.5/0.75
CPD	Count Down Clock Input (Active Rising Edge)	0.5/0.75
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.375
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375
P ₀ - P ₃	Parallel Data Inputs	0.5/0.375
Q0 - Q3	Flip-flop Outputs	25/12.5
TCD	Terminal Count Down (Borrow) Output (Active LOW)	25/12.5
TCu	Terminal Count Up (Carry) Output (Active LOW)	25/12.5

Functional Description

The 'F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (\overline{TCU}) and Terminal Count Down (\overline{TCD}) outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock

will cause TC_U to go LOW. TC_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays, Similarly, the TC_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\begin{array}{c} \overline{TC_U} = Q_0 \bullet Q_3 \bullet \overline{CP_U} \\ \overline{TC_D} = \overline{Q_0} \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet \overline{Q_3} \bullet \overline{CP_D} \end{array}$$

The 'F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load $\overline{(PL)}$ and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table


MR	PL	CPu	CPD	MODE	-
Н	X	X	X	Reset (Asyn.)	
L	L	X	X	Preset (Asyn.)	
L	Н	н	Н	No Change	
L	Н	7	Н	Count Up	
L	Н	Н		Count Down	

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

State Diagram



→ COUNT UP

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F	Units	Conditions	
	SIRIO I MAGIOTO III	Min Typ Max	Omto	Start Contained aganty	
lcc	Power Supply Current	30 45	mA	V _{CC} = Max	

AC Characteristics: See Section 3 for waveforms and load configurations WOJ 18 HOLH Smill blob

3-11	an.			54F/74	F	5	4F	74F	PL Pulse	(J) w
Symbol	en en	Parameter	Voc	= +25 c = +5 = 50	.0 V	N	/cc = //il 50 pF	T _A , V _{CC} = C _{om} C _L = 50 pF	Units	Fig.
			Min	Тур	Max	Min	Max	Min Max	Recovery	
f _{max}	Maximu	ım Count Frequency	80					090 70 (MHz	3-1, 3-7
tplH tpHL		ation Delay CP _D to TC _U	3.0	6.5 6.5	9.0 9.0			Time 'y er OPp	ns M	3-1 3-4
tplH tpHL		ation Delay CP _D to Q _n	5.0 3.5	9.0 6.0	13 8.5	SEY.	nimilate	eglumne are	ns	3-1 3-7

■ Test limits in screened columns are preliminary.

AC Characteristics (Cont'd): See Section 3 for waveforms and load configurations

	19		4F/74	F	5	4F	7	4F	0.00	
Symbol	Parameter	Vo	= +25 0 = +5 = 50	.0 V	1	Vcc = ИіІ 50 pF	C	V _{CC} = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		-CO-1/10
tplH tpHL	Propagation Delay P _n to Q _n	3.0 5.0	5.0 9.0	7.0 12.5					ns	3-1 3-4
tplH tpHL	Propagation Delay PL to Qn	4.0 4.5	7.0 7.5	10 10.5					ns	3-1 3-10
tphL	Propagation Delay MR to Q _n	5.5	9.5	13.5	ij,	, (Y	
tpLH	Propagation Delay MR to TCu	7.5	13	18	T				ns	3-1 3-11
tpHL	Propagation Delay MR to TCD	7.0	12	17	1 95	De Com		L L S	D X CE	
tpLH tpHL	Propagation Delay PL to TC _U or TC _D	7.5 6.0	13 10	18 14					ns	3-1 3-10
tplH tpHL	Propagation Delay Pn to TC _U or TC _D	9.0 6.5	15 11	21 15.5		0			ns	3-1 3-10

AC Operating Requirements: See Section 3 for waveforms

	(bellicage estwar	54F/74F	54F	74F	vo coltabel	
Symbol	Parameter ($T_A = +25^{\circ} C,$ $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} = Com	Units	Fig.
	XAP	Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to PL	5.0 8.0		Pariso 444	ns	3-14
t _h (H) t _h (L)	Hold Time, HIGH or LOW	3.0	for wavefore	le Section 3	6 repliebe	
t _w (L)	PL Pulse Width LOW	12			ns	3-11
t _w (L)	CP _U or CP _D Pulse Width LOW	8.0			ns	3-7
t _w (H)	MR Pulse Width HIGH	8.0		Poremeter	ns	3-11
trec	Recovery Time PL to CPu or CPD	10	voneu	Count Fred	ns	3-11
trec 1-6	Recovery Time MR to CP _U or CP _D	6.0	51	ysteQ.no	ns	3-11

Test limits in screened columns are preliminary.

with Separate Up/Down Clocks)


Description

The 'F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{C to} + 125^{\circ} \text{C}$	Туре	
Plastic DIP (P)	74F193PC	Att	9B	
Ceramic DIP (D)	74F193DC	54F193DM	6B	
Flatpak (F)	1 1	54F193FM	4L	

Logic Symbol



Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
CPu	Count Up Clock Input (Active Rising Edge)	0.5/0.75		
CPD	Count Down Clock Input (Active Rising Edge)	0.5/0.75		
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.375		
PL	Asynchronous Parallel Load Input (Active LOW)	0.5/0.375		
P ₀ - P ₃	Parallel Data Inputs	0.5/0.375		
Q0 - Q3	Flip-flop Outputs	25/12.5		
TCD	Terminal Count Down (Borrow) Output (Active LOW)	25/12.5		
TCu	Terminal Count Up (Carry) Output (Active LOW)	25/12.5		

Function Description

The 'F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (TC_U) and Terminal Count Down (TC_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock

will cause $\overline{TC_U}$ to go LOW. $\overline{TC_U}$ will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the $\overline{TC_D}$ output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{TC_U} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet \overline{CP_U}$$

$$\overline{TC_D} = \overline{Q_0} \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet \overline{Q_3} \bullet \overline{CP_D}$$

The 'F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load $\overline{(PL)}$ and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table


MR	PL	CPu	CPD o	MODE
н	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	Н	Н	HH	No Change
L	Н		Н	Count Up
L	Н	Н	1	Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


State Diagram



Pa Count Up Clock Input (Active Rising Ed Count Down Clock Input (Active Rising Ed Asynchronous Master Reset Input (Active Rising Asynchronous Paralisi Load Input (Active Rising Borella Data Inputs

9-Ps Paralisi Data Inputs
Terminal Count Down Borrow) Outputs

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics Over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	Max Min	54F/74F		Units	Conditions	
Symbol	6.0	Min	Тур	Max	WOJ to F	(H) Setup Time, HIG	
Icc 1-8	Power Supply Current		30	45	mA	V _{CC} = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

	ns.			54F/74	F 0.8	54	F	7	4F		(L) wit
	80		TA	= +25	° C,	T _A , V	cc =	TA, \	/cc =		(H) wh
Symbol	en	Parameter		C = +5 $C = 50$		C _L = §		1 1 1 1 1 1 1 1 1	om 50 pF	Units	Fig.
			Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximu	m Count Frequency	80		0.0			80	O 10 U	MHz	3-1, 3-7
tplH tpHL		ation Delay CP _D to TC _U	5.0 3.5	9.0 6.0	11.5 8.0			5.0 3.5	12.5 9.0	ns	3-1 3-4
tplH tpHL		ation Delay CP _D to Q _n	3.0 3.0	6.5 6.5	9.5 9.5			3.0 3.0	10.5 10.5	ns	3-1 3-7

Symbol	Parameter		$V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$			Mary Contract	Com = 50 pF	Units	Fig. No.
		Min	Тур	Max	Min Ma	ax Mir	Max		
tpLH tpHL	Propagation Delay Pn to Qn	3.0 8.5	5.0 9.0	6.5 11.5		3.0 5.0		ns	3-1 3-4
tpLH tpHL	Propagation Delay PL to Qn	4.0 4.5	7.0 7.5	9.5 10		4.0 4.5		ns	3-1 3-10
tphL	Propagation Delay MR to Q _n	5.5	9.5	12		5.5	13		
tpLH	Propagation Delay MR to TCu	8.0	13	17		8.0	18	ns	3-1 3-11
tphL	Propagation Delay MR to TCD	7.0	12	15.5	Ž.	7.0	16.5		
tpLH tpHL	Propagation Delay PL to TC _U or TC _D	8.0 6.0	13 11	17 15.5	140 % 100 C	8.0 6.0	1	ns	3-1 3-10
tplH tpHL	Propagation Delay Pn to TCu or TCD	9.0 6.5	15 11	18.5 14		9.0 6.5		ns	3-1 3-10

AC Operating Requirements: See Section 3 for waveforms

					54	F/74F		5	4F	74	F		
Symbol		Para	meter		$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 V$				T _A , V _{CC} = T _A , V Mil Co			Units	Fig.
				Min	Тур	Max	Min	Max	Min	Max			
t _s (H) t _s (L)		Setup Time, HIGH or LOW Pn to PL			5.0 8.0	7	niM			5.0 8.0	h salas a	ie nsee	3-14
th (H) th (L)		Hold Time, HIGH or LOW Pn to PL				1200	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	338					
t _w (L)	PL Puls	PL Pulse Width LOW		enpi) er	12	tead	bns 8	mote	lor way	12	96 S86	e ns	3-11
t _w (L)	CPu or	CP _D Pu	lse Width LO	WC	8.0	· 100	la II			8.0		ns	3-7
t _w (H)	MR Pul	se Width	HIGH	Ta, Vc	8.0	+28	AT			8.0		ns	3-11
trec	Recove PL to C			01 = 20	10	00 =				10	Pare	ns	3-11
trec	Recove MR to 0	ry Time CPu or C	CP _D	niki	6.0	qy.	niM 68		sency	6.0	Соци	ns	3-11
1-f 4-E	en	12.5	8.6		11.5	e.e 0.a	5.0 3.5					Propagati CPu or C	H.MP Dest.

4

54F/74F194

4-Bit Bidirectional Universal Shift Register

Description

The 'F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The 'F194 is similar in operation to the 'S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.


- Typical Shift Frequency of 150 MHz
- Asynchronous Master Reset
- Hold (Do Nothing) Mode
- Fully Synchronous Serial or Parallel Data Transfers

Ordering Code: See Section 6


	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	Туре
Plastic DIP (P)	74F194PC		9B
Ceramic DIP (D)	74F194DC	54F194DM	6B
Flatpak (F)		54F194FM	4L

and of pelloys stanged another page

Connection Diagram



Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
S ₀ , S ₁	Mode Control Inputs	0.5/0.375
Po-P3	Parallel Data Inputs	0.5/0.375
DsR	Serial Data Input (Shift Right)	0.5/0.375
DsL	Serial Data Input (Shift Left)	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.375
Q ₀ - Q ₃	Parallel Outputs	25/12.5

Functional Description

The 'F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S₀, S₁) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select,

Parallel data $(P_0 - P_3)$ and Serial data (D_{SR}, D_{SL}) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset (\overline{MR}) overrides all other inputs and forces the outputs LOW.

Mode Select Table

OPERATING		INPUTS						OUTPUTS			
MODE	MR	S ₁	S ₀	DSR	DSL	Pn	Q ₀	Q ₁	Q ₂	Q ₃	
Reset	L	Χ	X	X	Х	X	L	L	L	L	
Hold	Н	1	Ī.	X	X	X	qo	q 1	q ₂	q ₃	
Shift Left	Н	h h	1	X	h h	X	q1 q1	q 2 q 2	q 3	L	
Shift Right	Н	1	h h	l h	X	X	L H	90 90	Q1 Q1	q 2 q 2	
Parallel Load	Н	h	h	X	Х	pn	p ₀	p ₁	p ₂	р3	

= LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.


h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

pn (qn) = Lower case letters indicate the state of the referenced input (or output) one setup time and representation of the LOW-to-HIGH clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions	
		Min	Тур	Max	ess Mer	4-Bit Random Acc	
Icc pay [81]	Power Supply Current		33	46	mA	$V_{CC} = Max$ S_{n} , \overline{MR} , D_{SR} , $D_{SL} = 4.5 \text{ V}$ $P_{n} = Gnd$, $CP = $	

AC Characteristics: See Section 3 for waveforms and load configurations

40 [5]		5	4F/74	F	5	4F	74	4F		
Symbol	Parameter	Vc	$ \begin{array}{c} T_{A} = +25^{\circ} C, \\ V_{CC} = +5.0 \ V \\ C_{L} = 50 \ pF \end{array} \qquad \begin{array}{c} T_{A}, \ V_{CC} = \\ Mil \\ C_{L} = 50 \ pF \end{array} $		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.		
	n] qua	Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Shift Frequency	105	150		90		90		MHz	3-1, 3-7
tpLH tpHL	Propagation Delay CP to Qn	3.5	5.2 5.5	7.0 7.0	3.0 3.0	8.5 8.5	3.5 3.5	8.0	ge-insid s	3-1 3-7
tphL	Propagation Delay MR to Qn	4.5	8.6	12	4.5	14.5	4.5	14	ns ins	3-1 3-11

AC Operating Requirements: See Section 3 for waveforms


	2 4 8 10 5	54F/74F	54F	74F	nihi etugat	
Symbol	Parameter	$T_A = +25^{\circ}C$, $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$	TA, VCC = Mil CL = 50 pF	TA, VCC = Com CL = 50 pF	igni beqmi	Fig.
	16 — A ₁	Min Typ Max	Min Max	Min Max	9 and 1940	Ordering C
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn or DsR or DsL to CP	4.0	4.0	4.0	ns	3-5 ag/s
th (H)	Hold Time, HIGH or LOW Pn or DsR or DsL to CP	0 0 0 0 0 0 0 0	1.0	1.0	= AT	
t _s (H) t _s (L)	Setup Time, HIGH or LOW S _n to CP	8.0 8.0	9.5 8.0	9.0 8.0	ns	3-5 8160
t _h (H)	Hold Time, HIGH or LOW S _n to CP	0	0	0	115	OIP (D) %
t _w (H)	CP Pulse Width HIGH	5.0	5.5	5.5	ns	3-7
t _w (L)	MR Pulse Width LOW	5.0	5.0	5.0	ns	3-11
trec	Recovery Time MR to CP	7.0 snottiniteb	9.0 0 8 0	8.0	o-ns and	S-3-1100
100	LD) SPYCIEC	onlinks	DAG			Cition Statement

54F/74F219

64-Bit Random Access Memory

(With 3-State Outputs)

Connection Diagram



Description


The 'F219 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded onchip. The outputs are 3-state and are in the high-impedance state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F189 but features non-inverting, rather than inverting, data outputs.

- 3-State Outputs for Data Bus Applications Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	Туре	
Plastic DIP (P)	74F219PC	0.1 0 8.8 0.8	9B	
Ceramic DIP (D)	74F219DC	54F219DM	6B	
Flatpak (F)	0 401 8.2	54F219FM	4L	

Logic Symbol




Vcc = Pin 16 GND = Pin 8

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
A ₀ – A ₃	Address Inputs	0.5/0.375
OS WE	Chip Select Input (Active LOW)	0.5/0.75
VE	Write Enable Input (Active LOW)	0.5/0.75
D ₁ - D ₄	Data Inputs	0.5/0.375
01 - 04	3-State Data Outputs	25/12.5

Function Table

IN	PUTS	OPERATION CONDITION OF OUTPUTS			
CS	WE	OT ETHATION.	ZEM GYT		
lg G	TO .	Write	High Impedance	paly Corrent	
L	Н	Read	Complement of Stored Data	H = HIGH Voltage Level	
Н	X	Inhibit	High Impedance	L = LOW Voltage Level X = Immaterial	

DC Characteristics over Operating Temperature Range runless otherwise specified:



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions	
Oymbo!	T didinoto:	Min	Тур	Max		CS WE	
Icc	Power Supply Current		37	55	mA	V _{CC} = Max; WE, CS, Gnd	

AC Characteristics: See Section 3 for waveforms and load configurations

		54F/74F		5	4F	7	4F		Logic Diac	
Symbol	Parameter	T _A = +25° C, V _{CC} = +5.0 V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		Com		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
tpLH tpHL	Access Time, HIGH or LOW An to On	8.0		15.5 15.5					ns	3-1 3-10
tpzh tpzL	Access Time, HIGH or LOW	3.5 5.5	5.0 8.0	6.5 10					ns	3-1, 3-12 3-13
tphz tplz	Disable Time, HIGH or LOW	2.0	3.5 4.2	4.7 5.6			вяоса розд		ns	3-1, 3-12 3-13
tpzh tpzL	Write Recovery Time, HIGH or LOW WE to On	9.0 6.5	13.5 9.2	17 12					ns	3-1, 3-12 3-13
t _{PHZ}	Disable Time, HIGH or LOW WE to On	3.5 4.5	5.0 6.5	6.5 8.5					ns	3-1, 3-12 3-13

AC Operating Requirements: See Section 3 for waveforms

		54F/74F	54F	74F		
Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{GC} = +5.0 V$	T _A , V _{CC} =	T _A , V _{CC} = Com	Units	Fig. No.
		Min Typ Max	Min Max	Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n to WE	0			ns	3-16
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to WE	0			113	
t _s (H)	Setup Time, HIGH or LOW D _n to WE	10 10			ns	3-14
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to WE	0			115	
t _s (L)	Setup Time LOW CS to WE	6.0			ns	3-14
t _h (L)	Hold Time, LOW CS to WE	0			ns	3-14
t _w (L)	WE Pulse Width LOW	6.0			ns	3-16

Test limits in screened columns are preliminary.

Connection Diagrams

4

54F/74F240 • 54F/74F241 • 54F/74F244

Temperature Range (unless otherwise specified

Octal Buffer/Line Driver (With 3-State Outputs)

'F240 OE₁ 20 Vcc 19 OE₂ 18 17 4 5 16 6 15 7 14 8 13 12 GND 10

20 VCC 19 OE₂

18

17

16

15

Description

The 'F240, 'F241 and 'F244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters/receivers which provide improved PC board density.

- Hysteresis at Inputs to Improve Noise Margins
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Sink 64 mA
- 15 mA Source Current
- Input Clamp Diodes Limit High-speed Termination Effects


4 5 6 7 8 9 GND 10

'F241

2

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F240PC, 74F241PC 74F244PC	Voc = +5.0 V M Ct = 50 pF Ct =	9Z	
Ceramic DIP (D)	74F240DC, 74F241DC 74F244DC	54F240DM, 54F241DM 54F244DM	4E	
Flatpak (F)	6.0 2.0 5.7 ns	54F240FM, 54F241FM 54F244FM	4D	



Pin Names	2 a as a Description	54F/74F (U.L.) HIGH/LOW
OE ₁ , OE ₂ OE ₂	3-State Output Enable Input (Active LOW) 3-State Output Enable Input (Active HIGH) Inputs ('F240)	0.5/0.625 0.5/0.625 0.5/0.625*
	Inputs ('F241, 'F244) Outputs	0.5/1.0* 75/40 (30)

^{*}Worst-case ('F240 enabled; 'F241, 'F244 disabled

240 • 241 • 244

L L H L H L H X Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = 1 X =

UE1, UE2 D L L L L H H H X Z

DC Characteristics over Operating Temperature Range (unless otherwise specified)


Symbol	Parameter			54F/74F		Units	Conditions		
	1 diamete	Min	Тур	Max	Omic	55.74110115			
		XM, XC	2.4			V	I _{OH} = -3.0 mA, V _{CC} = Min V _{IN} = V _{IH} or V _{IL}		
Vон	Output HIGH Voltag	e XM XC	2.0 2.0			V	I _{OH} = -12 mA I _{OH} = -15 mA	$V_{IH} = 2.0 \text{ V}$ $V_{CC} = \text{Min}$ $V_{IL} = 0.5 \text{ V}$	
Vol	Output LOW Voltage	XM	s design	novinb ar	0.55 0.55	octV hulte	I _{OL} = 48 mA		
V _{T+} - V _{T-}	Hysteresis Voltage		0.2	0.4	DY Bave	Vario	V _{CC} = Min		
los	Output Short-circuit Current		-100		-225	mA	V _{CC} = Max, V _{OUT} = 0 V		
Іссн	上台店	'F240 'F241,'F244	gell ess	19 40	29 60	mA	Outputs HIGH	A COLUMN TO SERVICE SE	
ICCL	Power Supply Current	'F240 'F241,'F244	101	50 60	75 90	mA	Outputs LOW	V _{CC} =	
lccz		'F240 'F241,'F244		42 60	63 90	mA	Outputs OFF		

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Type	54F/74F T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			54F TA, VCC = Mil CL = 50 pF		74F TA, VCC = Com CL = 50 pF		VOC TA TAF240 Units	Fig.
	Parameter									
		Min	Тур	Max	Min	Max	Min	Max	745240	Ceramic
tPLH tPHL	Propagation Delay Data to Output ('F240)	3.0 2.0	5.1 3.5	7.0 4.7	3.0 2.0	9.0 6.0	3.0 2.0	8.0 5.7	ns	3-1 3-3
tPZH tPZL	Output Enable Time ('F240)	2.0 4.0	3.5 6.9	4.7 9.0	2.0 4.0	6.5 10.5	2.0 4.0	5.7 10	ns O-ns/\on	3-1 3-12 3-13
tPHZ tPLZ	Output Disable Time ('F240)	2.0	4.0	5.3	2.0	6.5	2.0	6.3 9.5		
tPLH tPHL	Propagation Delay Data to Output ('F241, 'F244)	2.5 2.5	4.0 4.0	5.2 5.2	2.5 2.5	6.5 7.0	2.5 2.5	6.2 6.5	ns	3-1 3-4
tpzh tpzL	Output Enable Time ('F241, 'F244)	2.0	4.3 5.4	5.7 7.0	2.0	7.0 8.5	2.0	6.7	ns	3-1 3-12 3-13
tPHZ tPLZ	Output Disable Time ('F241, 'F244)	2.0 2.0	4.5 4.5	6.0	2.0	7.0 7.5	2.0	7.0 7.0	ni 10	

Quad Bus Transceiver (With 3-State Outputs)





Description

The 'F242 and 'F243 are quad bus transmitters/receivers designed for 4-line asynchronous 2-way data communications between data busses.


Hysteresis at Inputs to Improve Noise Immunity

• 2-Way Asynchronous Data Bus Communication

• Input Clamp Diodes Limit High-speed Termination Effects

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F242PC, 74F243PC	001	9A	
Ceramic DIP (D)	74F242DC, 74F243DC	54F242DM, 54F243DM	6A	
Flatpak (F)	V 0.0 - 700V	54F242FM, 54F243FM	31	



'F243

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description Description	iption	15242	54F/74F (U.L.) HIGH/LOW	
E ₁	Enable Input (Active LOW)	1.0	*** F243	0.5/0.625	150
E ₂	Enable Input (Active HIGH)		F242	0.5/0.625	
	Inputs ('F242)		F243	1.75/0.625*	
	Inputs ('F243)			1.75/1.0*	
	Outputs			75/40 (30)	

^{*}Worst-case ('F242 enabled, 'F243 disabled)

Truth Tables applied noticenno

'F242

INPUTS		OUTPUT
Ē ₁	D	001101
L	L	н
L	H	L
Н	X	Z

INF	UTS	OUTPUT
E ₂	D	
L	X	Z
Н	L.	Н
Н	H	L

'F243

INPUTS		OUTPUT
Ē ₁	D	
L	L	L
L	Н	Н
Н	X	Z

INPUTS		OUTPUT
E ₂	D	
L	X	Z
Н	L	L
Н	Н	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

54F/74F242 · 54F/74F243

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	or 4-line	54	F/74F	non mari	Units	Conditions	
Oyinboi.	Turumeter	0)111 - 15			naiteolaume	netronous 2-way data con		
		XM, XC	2.4		ytinumm	I asicV evo	$I_{OH} = -3.0 \text{ mA},$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	нувіотевів
Voн	Output HIGH Voltage	XM	2.0	H3 no	itanimati	bes V-doll	I _{OH} = -12 mA	$V_{IH} = 2.0 \text{ V}$ $V_{CC} = \text{Min}$ $V_{IL} = 0.5 \text{ V}$
Vol	Output LOW Voltage	XM XC	ebsti	yrsini	0.55 0.55	V	I _{OL} = 48 mA I _{OL} = 64 mA	V _{IN} = V _{IH} or V _{IL} V _{CC} = Min
V _{T+} - V _{T-}	Hysteresis Voltage	aqy!	0.2	0.4	Vec T. =	V	Vcc = Min	893
Ін	Input HIGH Current Breakdown Test, All Data Inputs	AR			100	μΑ	V _{OUT} = 5.5 V, \	/cc = Max
Гохн	Output OFF Current HI	A8 GH	SAF 248DAN	2DM, E	70 100	P243DO μΑ	V _{OUT} = 2.7 V V _{OUT} = 5.5 V	V _{IN} = V _{IH} or V _{IL} V _{CC} = Max
lozL	Output OFF Current LC	w			-1.6	mA	V _{CC} = Max, V _{IN} V _{OUT} = 0.4 V	= VIH or VII
los	Output Short-circuit Cu	ırrent	-100	mitiai	-225	mA	V _{CC} = Max, V _O	UT = 0 V
Іссн	64F/74F (U.E.	'F242 'F243		30 64	46	mA	Outputs HIGH	eomski në
ICCL	Power Supply Current	'F242 'F243		46 64	69 90	mA	Outputs LOW	V _{CC} =
lccz	353.0\8.0 *350.0825	'F242 'F243		42 71	63	mA	Outputs OFF	Max

AC Characteristics: See Section 3 for waveforms and load configurations

		5	4F/74	F	54	4F	7	4F	100 A 100 A 1	
Symbol	Parameter	$T_A = +25^{\circ} C,$ $V_{CC} = +5.0 V$ $C_L = 50 pF$		TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	E IstoO Fig. W No.	
		Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propagation Delay Data to Output ('F242)	3.0 2.0	5.1 3.5	7.0 4.7			3.0 2.0	8.0 5.7	ns	3-1 3-3
tpzh tpzL	Output Enable Time ('F242)	2.0 4.0	3.5 6.9	4.7 9.0			2.0 4.0	5.7 10	ns	3-1 3-12
tPHZ tPLZ	Output Disable Time ('F242)	2.0 2.0	4.0	5.3 6.5	несы	bid gni	2.0	6.3 8.0	ntains eig	0es 61-8 on
tplH tpHL	Propagation Delay Data to Output ('F243)	2.5 2.5	4.0 4.0	5.2 5.2	2.0	6.5 8.5	2.0 2.0	6.2 6.5	ns	3-1 3-4
tpzh tpzL	Output Enable Time ('F243)	2.0	4.3 5.8	5.7 7.5	2.0	8.0 10.5	2.0	6.7 8.5	transceive per eviege ns	3-1 3-12
tPHZ tPLZ	Output Disable Time ('F243)	2.0 2.0	4.5 4.5	6.0 6.0	2.0 2.0	7.5 8.5	2.0	7.0 7.0	ns, _{tu} ns, _{et} lone2 Σ-de	3-13

	Patin			
			qiaO 8	

* Hysteresis on A and 8 inputs * MOS Compatible


Ordering Co					
		Military Grade	Pite		
Pkgs				H X High-Z State	us A Data to Bus B ligh-Z State
				H = HIGH Voltage Level L = LOW Voltage Level X = immaterial	
Ceramic DIP (D)	74F245DC		48		

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Description	
Output Enable Input (Active LOW)	
	Output Enable Input (Active LOW) Transmit/Receive Input • Side A 3-State Inputs or 3-State Outputs

Description

The 'F245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the A ports and 64 mA at the B ports. The transmit/ Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-Z condition.



- Non-Inverting Buffers
- Bidirectional Data Path
- B Outputs Sink 64 mA
- Hysteresis on A and B Inputs
- MOS Compatible

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F245PC		9Z	
Ceramic DIP (D)	74F245DC	54F245DM	4E	
Flatpak (F)		54F245FM	4D	

Truth Table

INP	UTS	OUTPUT
OE	T/R	
L L	L H X	Bus B Data to Bus A Bus A Data to Bus B High-Z State

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
OE	Output Enable Input (Active LOW)	0.5/1.0
T/R	Transmit/Receive Input	0.5/0.5
A ₀ - A ₇	Side A 3-State Inputs or	1.75/0.625*
	3-State Outputs	25/12.5
B ₀ – B ₇	Side B 3-State Inputs or	1.75/0.625*
	3-State Outputs	25/40 (30)

*Worst-case (disabled)

		Min	Тур	Max		педегриним	i indui-p	
Voн	Output HIGH Voltage XM XC				٧	$I_{OH} = -12 \text{ mA}$ $I_{OH} = -15 \text{ mA}$	Vcc = Min	
·On	Output HIGH Voltage B ₀ - B ₇	2.4	ar. It pro	gelqiNəm	V shipib lug	I _{OH} = -3.0 mA	noitelenast)	
VoL	Output LOW Voltage XM B ₀ - B ₇ XC		up to eig e any to	0.55 0.55	To sto set	I _{OL} = 48 mA I _{OL} = 64 mA	V _{CC} = Min	
V _{T+} - V _{T-}	Hysteresis Voltage B ₀ - B ₇	200	400		mV	Vcc = Min		
Ін оп	Input HIGH Current Breakdown Test — An, Bn			1.0	mA	VCC = Max, VIN	1 = 5.5 V	
I _{IH} + I _{OZH}	3-State Output OFF Current HIGH — An, Bn			70	μΑ	V _{CC} = Max, V _O	UT = 2.4 V	
IIL + IOZL	3-State Output OFF Current LOW — An, Bn	gbar	ilitery Cr	1.0	mA	V _{CC} = Max, V _O	_{UT} = 0.5 V	
los	Output Short-circuit Current B ₀ - B ₇	-100	v p.e÷ = of Orae-	-225	mA	V _{CC} = Max, V _O	UT = 0 V	
Icc	Power Supply Current		95	143	mA	Vcc = Max	Plastic	

AC Characteristics: See Section 3 for waveforms and load configurations

		54	54F/74F 54F		74F			атряк		
Symbol	Parameter	Vcc	T _A = +25° C, V _{CC} = +5.0 V C _L = 50 pF			TA, VCC = Mil CL = 50 pF		/cc = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max	Losding/Fan-	ino J lugni
tplH tpHL	Propagation Delay An to Bn or Bn to An	2.5 2.5	4.2	5.5 6.0	eC.		2.5 2.5	6.5 7.0	ns	3-1 3-4
tpzh tpzl	Output Enable Time	3.0 4.5	5.3 7.9	7.0	uqni s	ldan3	3.0 4.5	8.0 11	ns	3-1 3-12
t _{PHZ}	Output Disable Time	3.0 2.0	5.0 3.7	6.5 5.0	fugful Avi ga	axer C y 3-St	3.0	7.5 6.0	8	3-13

Connection Diagram 54F/74F251 8-Input Multiplexer (With 3-State Outputs) Description The 'F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four 16 Vcc variables. Both assertion and negation outputs are provided. 15 14 14 15 Multifunctional Capability On-chip Select Logic Decoding 13 le Inverting and Non-inverting 3-State Outputs 12 I₇ 11 So Z 6

OE 7

GND 8

10 S1

9 S2


AC Characteristics: See Section

Ceramic DIP (D) 74F251DC 54F251DM 6B
Flatpak (F) 54F251FM 4L

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	an	Description A d.S	54F/74F (U.L.) HIGH/LOW
S ₀ - S ₂ OE I ₀ - I ₇	ns	Select Inputs 3-State Output Enable Input (Active LOW) Multiplexer Inputs	0.5/0.375 emi7 elden = 0.5/0.375 0.5/0.375
3-13 <u>Z</u>		3-State Multiplexer Output Complementary 3-State Multiplexer Output	25/12.5 SH91 25/12.5 Supplemental

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Functional Description

This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both assertion and negation outputs are provided. The Output Enable input (OE) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \bullet (I_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2)$$


When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

DC Characteristics over Operating TempreldaT HurTe (unless otherwise specified

	INP	UTS	OUT	PUTS	
ŌĒ	S ₂	S ₁	S ₀	Z	Z
Н	X	X	X	Z	Z
L	L	L	L	To	10
L	L	Lo	H	T ₁	11
L	L	Н	L	$\frac{I_1}{I_2}$	12
L	L	Н	н	Ī ₃	13
L	H	L	L	14	14
L	Н	L	Н	Ī ₅	15
L	Н	Н	L	1 ₅ 1 ₆	16
L	Н	Н	Н	Ī ₇	17

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Logic Diagram



0.54			Min	Тур	Max	atugni tosli	trolled by the state of three S
las	Power Supply Current	ON	X TH	15	22		$I_{n, S_{n}} = 4.5 \text{ V}$ $\overline{\text{OE}} = \text{Gnd}$ $V_{CC} = \text{Max}$
Icc	Power Supply Current	OFF		16	24	mA	OE, In = 4.5 V

AC Characteristics: See Section 3 for waveforms and load configurations

	81 81 2 14	5	4F/74	F	5	4F	7	4F	lg = 30 =	
Symbol	Parameter		T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF		TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig.
	tairote	Min	Тур	Max	Min Max		Min Max		evices toge	
tPLH tPHL	Propagation Delay S _n to Z _n	4.0 3.2	5.9 5.7	8.0 7.5	3.5 3.2	9.5 9.5	4.0 3.2	9.0 8.5	ns	3-1 3-10
tplH tpHL	Propagation Delay S _n to Z _n	4.5 5.0	9.6 6.9	13 9.0	3.5 3.0	16.5	4.5	14	ns ns evo on ai si	3-1 3-10
tPLH tPHL	Propagation Delay	3.0 2.0	4.1 3.0	5.7 4.0	2.5 2.0	8.0 6.0	3.0 2.0	7.0 5.0	ns	3-1 3-3
tPLH tPHL	Propagation Delay	5.5 3.7	7.2 5.1	9.5 6.5	3.5 3.7	11.5 7.5	5.5 3.7	10.5 7.5	ns ana	3-1 3-4
tpzh tpzl	Output Enable Time OE to Z	3.0 3.5	5.4 6.4	7.0 8.5	3.0 3.5	9.5 10.5	3.0 3.5	8.0 9.5	ns	3-1 3-12
t _{PHZ}	Output Disable Time OE to Z		5.0 3.2	6.5 4.5	3.0 2.0	8.5 7.5	3.0 2.0	7.5 5.5	110	3-13
tPZH tPZL	Output Enable Time OE to Z	4.0 3.5	6.9 6.0	9.0	4.0 3.5	10 10	4.0	10 9.0	ns	3-1 3-12
t _{PHZ}	Output Disable Time OE to Z		4.7 3.5	6.0 4.5	3.0	7.0 5.5	3.0	7.0 5.5	113	3-13

4

54F/74F253

Dual 4-Input Multiplexer (With 3-State Outputs)

Description

The 'F253 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

- FAST Process for High Speed
- Multifunction Capability
- Non-inverting 3-State Outputs

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to} +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре	
Plastic DIP (P)	74F253PC		9B	
Ceramic DIP (D)	74F253DC	54F253DM	6B	
Flatpak (F)	4 1	54F253FM	4L	


OE _a 1	tue ne output	16 V _{CC}
S ₁ 2		15 OE _b
1 _{3a} 3		14 S ₀
I _{2a} 4		13 I _{3b}
I _{1a} 5		12 I _{2b}
I _{0a} 6		11 I _{1b}
Za 7		10 lob
		101-

Connection Diagram

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
I _{0a} – I _{3a}	Side A Data Inputs	0.5/0.375
lob - lab	Side B Data Inputs	0.5/0.375
S ₀ , S ₁	Common Select Inputs	0.5/0.375
OEa	Side A Output Enable Input (Active LOW)	0.5/0.375
OEb	Side B Output Enable Input (Active LOW)	0.5/0.375
Za, Zb	3-State Outputs	25/12.5

Logic Symbol



Functional Description

This device contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (So, S1). The 4-input multiplexers have individual Output Enable (OEa, OEb) inputs which, when HIGH, force the outputs to a high-impedance (high-Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_a = \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet S_0 + I_{3a} \bullet S_1 \bullet S_0)$$

$$Z_b = \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)$$

If the outputs of 3-state devices are tied together, all but one device must be in the high-impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

Truth Table

	LECT		ATA	INP	UTS	OUTPUT ENABLE	OUTPUT
S ₀	S ₁	10	I ₁	12	13	ŌĒ	Z
X	X	X	X	X	X	Н	(Z)
L	L	L	X	X	X	L	- noLigitor
Los	L	H	X	X	X	dus#4-inp	F2H8 is a
Hio	e Le r	X	m Lo	X	X	om fdur sou	at at Lib to
Н	La s	X	Н	X	X	bertotiws y	H
Lo e	Н	X	X	L	X	tput Enable	po ejiliped
L	Н	X	X	H	X	sus or ented	CHY H
Н	Н	X	X	X	L	L.	L
Н	Н	X	X	X	Н	HERM TOT SEE	H


Address inputs So and S1 are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z) = High Impedance



CAE/TAEOCT

DC Characteristics over Operating Temperature Range (unless otherwise specified)


Symbol	Parameter		4F/74F		Units	Conditions
Зуппоот		Min	Тур	Max	piexer	
Іссн			11.5	16		$V_{CC} = Max, \overline{OE}_n = Gnd$ $I_0, S_n = 4.5 \text{ V}; I_1 - I_3 = Gnd$
ICCL	Power Supply Current	uts Four	16	23	Amxer A	V _{CC} = Max I _n , S _n , OE _n = Gnd
lccz	The outputs still	ed) form on the o	16	23	oted data in spedance at	V _{CC} = Max, \overline{OE}_n = 4.5 V

AC Characteristics: See Section 3 for waveforms and load configurations

of [67]	1 2 2		54F/74	F	54F		ah 74FO et		Non-inverting 3-8td	
Symbol	Parameter	$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$		TA, VCC = Mil CL = 50 pF		TA, V _{CC} = Com C _L = 50 pF		Units	Fig.	
p11 D1	D4 1	Min	Тур	Max	Min	Max	Min	Max	200	
tPLH tPHL	Propagation Delay S _n to Z _n	5.5 4.5	10.1 9.2	12.5 11	3.5 2.5	15 12	4.5 3.5	13.5 12	oo∀ns	3-1 3-10
tpLH tpHL	Propagation Delay	3.0 3.0	5.5 5.5	7.0 7.0	2.5 2.5	9.0 8.0	3.0 3.0	8.0 8.0	ns	3-1 3-4
tpzh tpzL	Output Enable Time	3.0 3.0	6.8 7.2	9.0	2.5 2.5	10.5 11	3.0 3.0	10 10.5	ns	3-1 3-12
t _{PHZ}	Output Disable Time	2.0 2.0	3.7 4.4	5.0 6.0	2.0	6.5 9.0	2.0	6.0 7.0	110	3-13

Test limits in screened columns are preliminary.





Quad 2-Input Multiplexer (With 3-State Outputs)

Description

The 'F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Non-inverting 3-State Outputs
- Input Clamp Diodes Limit High-speed Termination Effects

Ordering Code: See Section 6


	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	Туре	
Plastic DIP (P)	74F257PC	3,0 8,5 7,0	9B	
Ceramic DIP (D)	74F257DC	54F257DM	6B	
Flatpak (F)	2.0 7.0	54F257FM	4L	

-		
S 1	, – ,	16 Vcc
10a 2		15 OE
Ita 3		14 loc
Za 4		13 I _{1c}
10b 5		12 Zc
I16 6		11 lod
Z _b 7		10 I _{1d}
GND 8		9 Z _d

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
S	Common Data Select Input	0.5/0.375
OE	3-State Output Enable Input (Active LOW)	0.5/0.375
Ioa - Iod	Data Inputs from Source 0	0.5/0.375
I _{1a} - I _{1d}	Data Inputs from Source 1	0.5/0.375
$Z_a - Z_d$	3-State Multiplexer Outputs	25/12.5

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$Z_a = \overline{OE}$	• (l _{1a}	• S + I _{0a} • S)
$Z_b = \overline{OE}$	• (l _{1b}	• S + Iob • S)
$Z_c = \overline{OE}$	• (l1c	\bullet S + I_{0c} \bullet \overline{S})
$Z_d = \overline{OE}$	• (l _{1d}	• S + I _{0d} • S)

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.


F	ŌĒ	S	lo	l ₁		Z	
T	Н	X	X	X		(Z)	
	L	H	X	u Line	PON	L	
	L	Н	X	H	Our	Н	
	L and	L	L	X		L	
1	L	L	Н	X		Н	

H = HIGH Voltage Level

L = LOW Voltage Level

AC Characterial X = Immaterial X los configurations X los configurations X = Immaterial X

(Z) = High Impedance



DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol		Parameter 138 TU		54F/74F			Units	Conditions
				Min	Тур Мах		eta Select i	nder control of a Common D
	(2)	rl ol X X	HIGH	0	9.0	15	e studul st e studul st	$\frac{\text{Vcc}}{\text{OE}} = \text{Max}; \text{ S, } I_{1x} = 4.5 \text{ V}$
Icc		Power Supply Current	LOW		14.5	22	mA	$\frac{V_{CC} = Max; I_{1x} = 4.5 \text{ V}}{OE, I_{0x}, S = Gnd}$
		X	OFF		15	23	meteb si na natab si na laat inaut.	$\frac{V_{CC} = Max; S, I_{0x} = Gnd}{OE, I_{1x} = 4.5 V}$

AC Characteristics: See Section 3 for waveforms and load configurations are set to be a section as the load configurations and load configurations are set to be a set to be a

	adance	dur unit = f	54F/74F		54F		74F		• 30 = a	
Symbol	Parameter	Vcc	T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			TA, VCC = Mil CL = 50 pF		/cc = om 50 pF	Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max	forced to	outputs are
tplH tpHL	Propagation Delay	3.0 2.5	4.5 4.2	6.0 5.5	3.0 2.5	8.0	3.0	7.0 6.5	gh impedal ns nt would ex	d 3-1m ed
tplH tpHL	Propagation Delay S to Z _n	4.5 3.5	10.1 6.5	13 8.5	4.5 3.5	15.5 10.5	4.5 3.5	15 9.5	offw nsolve	3-1 3-10
tpzh tpzL	Output Enable Time	3.0 3.0	5.9 5.5	7.5 7.5	3.0 3.0	9.5 10	3.0 3.0	8.5 8.5	ns	3-1 3-12
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.3 4.5	6.0	2.0	7.0 9.5	2.0	7.0 7.0	(DE	

54F/74F258

Quad 2-Input Multiplexer (With 3-State Outputs)

Description

The 'F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high-impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems.


- Multiplexer Expansion by Tying Outputs Together
- Inverting 3-State outputs

Ordering Code: See Section 6

	Commercial Grade	Military Grade di he	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре	
Plastic DIP (P)	74F258PC		9B	
Ceramic DIP (D)	74F258DC	54F258DM	6B	
Flatpak (F)		54F258FM	4L	

Functional margaid noiseance outputs. It selects four bits of data from two sources outputs. It selects four bits of data from two sources.


d	in the data to ever or and its removed but
	nd when Select is HIGH, the Its
	he data on the selected inputs a
	sutputs in inverted form. The 'F28
	implementation of a 4-pole, 2-pos
	he position of the switch is deter



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
S	Common Data Select Input	0.5/0.375
OE	3-State Output Enable Input (Active LOW)	0.5/0.375
Ioa - Iod	Data Inputs from Source 0	0.5/0.375
I _{1a} - I _{1d}	Data Inputs from Source 1	0.5/0.375
$\overline{Z}_a - \overline{Z}_d$	3-State Inverting Data Outputs	25/12.5

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

258

the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The 'F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$\overline{Z}_a = \overline{OE} \bullet (I_{1a}$	• S + I _{0a} • S)
$\overline{Z}_b = \overline{OE} \bullet (I_{1b}$	• S + Iob • S)
$\overline{Z}_{c} = \overline{OE} \bullet (I_{1c}$	
$\overline{Z}_d = \overline{OE} \bullet (I_{1d}$	• S + Iod • S)

When the Output Enable input (OE) is HIGH, the outputs are forced to a high-impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high-impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

ŌĒ	S	l ₀	ughu D	ith 3- Z tate
Н	X	X	X	Z
L	Н	X	L	Н
L	Н	X	Н	L
L	L	L	X	Holigha
ith 3-gate	nplaker w	H	X	F258 ig a qu

H = HIGH Voltage Level and address and inserting studius

erl no HOTH B dt L = LOW Voltage Level and B of berinning ed visin studio

nio sonheini of an X = Immaterial

Z = High Impedance

ogic Diagram				
OE 10a 11a 10b	I _{1b} I _{0c}	Inc Iod Ind S		
Ť		Ż Ż	Fan-Out: See Section 3 fo	
MOTHER IH	1	Desimblicat		
	9 9			
\overline{z}_a \overline{z}_b		Z _c Z _d	5 5 6 64 53 53 60 100 loo loo loo loo loo loo loo loo loo l	

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter		54F/74F			Conditions	
	T didilicter	Min	Тур	Max	Units	I-Bit Parity General	
Іссн	т Б.		6.2	9.5		$\frac{V_{CC} = Max; S, I_{1x} = 4.5 \text{ V}}{\overline{OE}, I_{0x} = Gnd}$	
Iccl	Power Supply Current		15.1	23	mA	$V_{CC} = Max; I_{1x} = 4.5 \text{ V}$ $OE, I_{0x}, S = Gnd$	
Iccz			11.3	17		$V_{CC} = Max$; S, $I_{0x} = Gnd$ \overline{OE} , $I_{1x} = 4.5 \text{ V}$	

AC Characteristics: See Section 3 for waveforms and load configurations

	ymbol Parameter		the same of the sa		5	4F/74	4F/74F 54F		4F	74F			
Symbol			T _A = +25°C, V _{CC} = +5.0 V C _L = 50 pF			TA, VCC = Mil CL = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.		
	di autout Legic Symbol	ucive bb	Min	Тур	Max	Min	Max	Min	Max	even numus ser is HIGI			
tplH tpHL	Propagation Delay		2.5 2.0	4.0 3.5	5.3 4.7	2.0 1.5	7.5 6.0	2.5 2.0	6.0 5.5	ns ns	3-1 3-3		
tpLH tpHL	Propagation Delay S to Z _n		4.0 4.0	6.5 7.3	8.5 9.5	4.0 4.0	12 11.5	4.0 4.0	9.5	ns	3-1 3-10		
tpzh tpzl	Output Enable Time	Type	3.0 3.0	5.9 5.5	7.5 7.5	3.0 3.0	11 9.5	3.0 3.0	8.5 8.5	ns	3-1 3-12		
PHZ Output Disable Time	Ap	2.0	4.3 4.5	6.0 6.0	1.5 2.0	7.0 9.0	2.0 2.0	7.0 7.0	7110	3-13			

		Data Inputs Odd Panty Output Even Parity Output	

Connection Diagam 54F/74F280 9-Bit Parity Generator/Checker 14 Vcc 13 I₅ 17 2 12 14 NC 3 11 13 500 18 4 10 l₂ ΣE 5 9 I₁ Σ0 6 8 10 GND 7 Description The 'F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If **Logic Symbol** an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output. Ordering Code: See Section 6 10 11 12 13 14 15 16 17 18 **Commercial Grade** Military Grade Pkg Pkgs $V_{CC} = +5.0 \text{ V} \pm 5\%$, $V_{CC} = +5.0 \text{ V} \pm 10\%$ Type $T_A = 0$ ° C to +70° C $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ Σ_0 Plastic 74F280PC 9A DIP (P) Ceramic 74F280DC 54F280DM 6A Vcc = Pin 14 DIP (D) GND = Pin 7

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW		
10 - 18	Data Inputs	0.5/0.375		
Σο	Odd Parity Output	25/12.5		
ΣΕ	Even Parity Output	25/12.5		

54F280FM

31

Truth Table


Flatpak

(F)

NUMBER OF INPUTS	OUTPUTS				
I ₀ - I ₈ THAT ARE HIGH	Σ EVEN	Σ ODD			
0, 2, 4, 6, 8	Н	L			
1, 3, 5, 7, 9	L	Н			

H = HIGH Voltage Level

L = LOW Voltage Level



280

		1	141007			100
Icc	Power Supply Current	23	34.5	mA	V _{CC} = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol Parameter		54F/74F		54F TA, VCC = Mil CL = 50 pF		Com		Units	Fig. No.
	Parameter	T _A = +2 V _{CC} = + C _L = 5							
		Min Ty	o Max	Min	Max	Min	Max		4 4
tplH tpHL	Propagation Delay I_n to Σ_E	6.5 11 7.5 12			Y	6.5 7.5	16 17	ns	3-1 3-10
tplH tpHL	Propagation Delay I _n to Σ _O	6.5 11 7.5 12				6.5 7.5	16 17	ns	3-1 3-10

[■] Test limits in screened columns are preliminary.

54F/74F283

4-Bit Binary Full Adder
(With Fast Carry)

Description

The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words $(A_0 - A_3, B_0 - B_3)$ and a Carry input (C_0) . It generates the binary Sum outputs $(S_0 - S_3)$ and the Carry output (C_4) from the most significant bit. The 'F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).

Ordering Code: See Section 6


	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F283PC	y out co 0a how to	9B
Ceramic DIP (D)	74F283DC	54F283DM	6B
Flatpak (F)		54F283FM	4L

Connection Diagram

plus the incoming carry Co. The bill

on the Sum (Se-Sa) and outgoing


The 'F283 adds two 4-bit bleary words A plus B



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	A S (A) B (A) S (A)	Description	HIGH or LOW, when Ad and Ba	
A ₀ - A ₃	A Operand Inputs		ion seeb apius l	0.5/0.75
B ₀ - B ₃	B Operand Inputs			0.5/0./5
Co	Carry Input			0.5/0.3/5
S ₀ - S ₃	Sum Outputs			25/12.5
C ₄	Carry Output			25/12.5

Logic Symbol



Functional Description

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry C_0 . The binary sum appears on the Sum (S_0-S_3) and outgoing carry (C_4) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{array}{l} 20\;(A_0+B_0+C_0)+21\;(A_1+B_1)\\ +22\;(A_2+B_2)+23\;(A_3+B_3)\\ =S_0+2S_1+4S_2+8S_3+16C_4\\ Where\;(+)=plus \end{array}$$

Interchanging inputs of equal weight does not affect the operation. Thus C₀, A₀, B₀ can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure a*. Note that if C₀ is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-LOW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure b shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A₃, B₃) LOW makes S₃ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure c shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure d shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs

 S_0 , S_1 and S_2 present a binary number equal to the number of inputs I_1 – I_5 that are true. Figure e shows one method of implementing a 5-input majority gate. When three or more of the inputs I_1 – I_5 are true, the output M_5 is true.

Fig. b 3-Bit Adder




Fig. c 2-Bit and 1-Bit Adders




Fig. d 5-Input Encoder





Fig. a Active-HIGH versus Active-LOW Interpretation

	Co	A ₀	A ₁	A ₂	A ₃	Bo	B ₁	B ₂	B ₃	So	S ₁	S ₂	S ₃	C ₄
Logic Levels			_	L								-		-
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16

Active LOW: 1 + 5 + 6 = 12 + 0



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

283		Min Typ	Max		
Icc	Power Supply Current	36	55	mA	V _{CC} = Max Inputs = 4.5 V

AC Characteristics: See Section 3 for waveforms and load configurations

			4F/74	F	5	4F	74F			
Symbol	Parameter	$T_A = +25$ °C, $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$			TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max		
tplH tpHL	Propagation Delay C ₀ to S _n	3.5 4.0	7.0 7.0	9.5 9.5	3.5 4.0	14 14	3.5 4.0	10.5 10.5	ns	3-1 3-10
tplH tpHL	Propagation Delay A _n or B _n to S _n	4.0 3.5	7.0 7.0	9.5 9.5	4.0	14 14	4.0 3.5	10.5 10.5	ns	3-1 3-10
tplH tpHL	Propagation Delay C ₀ to C ₄	3.5 3.0	5.7 5.4	7.5 7.0	3.5	10.5	3.5 3.0	8.5 8.0	ns	3-1 3-4
tplH tpHL	Propagation Delay An or Bn to C4	3.5 3.0	5.7 5.3	7.5 7.0	3.5	10.5	3.5 3.0	8.5 8.0	ns	3-1 3-4

[■] Test limits in screened columns are preliminary.

54F/74F289

64-Bit Random Access Memory (With Open-Collector Outputs)

Connection Diagram T no loan 16 Vcc A0 1 15 A CS 2 WE 3 14 A2 13 A₃ D1 4 12 D₄ 11 Ō4 D₂ 6 Ō2 7 10 D₃ GND 8 9 O₃


Description

The 'F289 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the OFF (HIGH) state whenever the Chip Select (CS) input is HIGH. The outputs are active only in the Read mode; output data is the complement of the stored data. This device is similar to the 'F319 but features inverting, rather than non-inverting, data outputs.

- Open-collector Outputs for Wired-AND Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg	
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре	
Plastic DIP (P)	74F289PC	50 20 30 30	9B	
Ceramic DIP (D)	74F289DC	54F289DM	6B	
Flatpak (F)		54F289FM	4L	



Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
A ₀ – A ₃	Address Inputs	0.5/0.375
CS	Chip Select Input (Active LOW)	0.5/0.75
WE	Write Enable Input (Active LOW)	0.5/0.75
D ₁ - D ₄	Data Inputs	0.5/0.375
0 1 - 0 4	Inverted Data Outputs	OC*/12.5

^{*}OC - Open Collector

Function Table and noileanned


INPUTS WE		OPERATION	CONDITION OF OUTPUTS		
		OFERATION	CONDITION OF COTTOTS		
L	L	Write	Off (HIGH)		
L	Н	Read	Complement of Stored Data		
H	X	Inhibit	Off (HIGH)		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



Description	SAF/7AF (U.L.) HIGH/LOW
Address Inputs Chip Select Input (Active LOW) Write Enable Input (Active LOW) Data Inputs Inverted Data Cutouts	

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol Parameter	Parameter	54F/74F		Units	Conditions	
	raidiletei	Min Typ	Max	nole vitu	3-Input Universal St	
Icc	Power Supply Current	37	55	mA	V _{CC} = Max; WE, CS = Gnd	

AC Characteristics: See Section 3 for waveforms and load configurations

		5	4F/74	F	5	4F	7	4F			
Symbol	Parameter	TA = +25°C, V _{CC} = +5.0 V C _L = 50 pF			TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF		Units	Fig. No.	
	Total India	Min	Тур	Max	Min	Max	Min	Max		noilahass	
tplH tpHL	Access Time, HIGH or LOW A_n to \overline{O}_n	8.0	18 14	25 20			ori celi		ns ns		
t _{PHL}	Access Time CS to On See See See See See See See See See Se	4.5	8.0	11	uo ini	noitibb saing.	A .anii	kage p kage p y serial	had to redu	3-1	
tpLH	Disable Time CS to On	6.0	10.2	14				ster.	set the reg	en c3-4eeu	
tphL	Write Recovery Time WE to On	8.0	13.5	19					Serial Inp	anollibbA	
tpLH	Disable Time WE to On	8.0	13.5	19	nolls	Applic	beine	inG aut	101 stugn O :3-3	3-3	

AC Operating Requirements: See Section 3 for waveforms

	Type	54F/74F	54F	74F	≠ beV	okgs
Symbol	Parameter	$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$	T _A , V _{CC} =	T _A , V _{CC} = Com	Units	Fig. No.
		Min Typ Max	Min Max	Min Max		(9) 910
ts (H) ts (L)	Setup Time, HIGH or LOW An to WE	0		4F299DC	ns	3-16
th (H) th (L)	Hold Time, HIGH or LOW	0			115	(F)
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to WE	10 10	LLU tol 8 n	it: See Section	10-rns\21	3-14
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0				Pin Names
t _s (L)	Setup Time LOW CS to WE	6.0		ick Pulse Ing		90 3-14 ⁸ 0
th (L)	Hold Time LOW CS to WE	0	18 fleu 161 f	rial Data Inp de Select In	88	087
t _w (L)	WE Pulse Width LOW	6.0	Adotor Noues Erable Input	nomunous itale Output	ns	3-16

■ Test limits in screened columns are preliminary.

σ-πρυτ Universal Shitt/Storage Register (With Common Parallel I/O Pins)

Description

The 'F299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q₀ and Q₇ to allow easy serial cascading. A separate active-LOW Master Reset is used to reset the register.



- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_{A} = 0^{\circ} \text{C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	Туре
Plastic DIP (P)	74F299PC	M	9Z
Ceramic DIP (D)	74F299DC	54F299DM	4E
Flatpak (F)	an an	54F299FM	4D

I/O₄ 5 16 I/O₇ I/O₂ 6 15 I/O₅ I/O₀ 7 14 I/O₃ Q₀ 8 13 I/O₁ MR 9 12 CP GND 10 11 DS₀

20 Vcc

19 S₁

18 DS7

17 Q7

So 1

OE₁ 2

OE₂ 3

1/06 4

Input Loading/Fan-Out: See Section 3 for U.L. definitions


Pin Names	Description	34F/74F (U.L.)	1) 10
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375	11 2
DS ₀	Serial Data Input for Right Shift	0.5/0.375	
DS ₇	Serial Data Input for Left Shift	0.5/0.375	
S ₀ , S ₁	Mode Select Inputs	0.5/0.75	
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.375	
OE ₁ , OE ₂	3-State Output Enable Inputs (Active LOW)	0.5/0.375	
1/00-1/07	Parallel Data Inputs or	0.5/0.375	
	3-State Parallel Outputs	25/12.5	
Q0, Q7	Serial Outputs	25/12.5	

4

synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{MR} overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either $\overline{OE_1}$ or $\overline{OE_2}$ disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S₀ and S₁ in preparation for a parallel load operation.




Mode Select Table

	INP	UTS		RESPONSE
MR	S ₁	S ₀	СР	1 0.8 1 100 000
L	X	X	X	Asynchronous Reset; Q ₀ - Q ₇ = LOW
H	Н	H	5	Parallel Load; I/On →Qn
Н	L	Н	工	Shift Right; DS ₀ →Q ₀ , Q ₀ →Q ₁ , etc.
Н	н	L	5	Shift Left; DS7-Q7, Q7-Q6, etc.
Н	L	L	X	Hold

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified) notigiosed landitamy

Symbol	Parameter		54F/74F	Units	Conditions	
	red seg	Min	Тур Мах	The state of the s	ynchronous shift left, shift r	
lcc	Power Supply Current	6r	68 IA 91 95	mA	V _{CC} = Max, \overline{OE} = 4.5 V CP = HIGH	
liH 101	Input HIGH Current Breakdown Test, I/O ₀ -I/O ₇	10-s	s as data tr 0.6 also	mA ab	V _{CC} = Max, V _{IN} = 5.5 V	
I _{IH} + I _{OZH}	3-State Output OFF Current HIGH, I/O ₀ - I/O ₇		70	μΑ	VCC = Max, VOUT = 2.4 V	
lıL + lozL	3-State Output OFF Current LOW, I/O ₀ - I/O ₇	GND = P	-650	s the Select s. Al Au her	V _{CC} = Max, V _{OUT} = 0.5 V	

AC Characteristics: See Section 3 for waveforms and load configurations. 90 to sobs galaktent of sulfstances and

			54F/74	F	5	4F	7	4F	idie no la	ois HOIH A
Symbol	Parameter	Vo	= +25 c = +5 = 50	.0 V	plort N	/cc = //il 50 pF	no Co		rs and put sate. In th	3-state buff
		Min	Тур	Max	Min	Max	Min	Max	ileo disabili	e era arettud
f _{max}	Maximum Input Frequency	70	100				70		MHz	3-1, 3-7
tpLH tpHL	Propagation Delay CP to Q ₀ or Q ₇	4.0 3.5	7.0 6.5	9.0 8.5			4.0 3.5	10 9.5	ns	oet 3-1ebott
tpLH tpHL	Propagation Delay CP to I/On	4.0 5.0	7.0 8.5	9.0 11	SPON	BR	4.0 5.0	10 12	UTS	3-7
tphL	Propagation Delay MR to Q ₀ or Q ₇	4.5	7.5	9.5	Reset	euono	4.5	10.5	ns	3-1
tрнL	Propagation Delay MR to I/On Propagation HORE H	6.5	11	14	0-Qu,	int: DS 1: DSy	6.5	15		3-11
tpzh tpzL	Output Enable Time	3.5	6.0 7.0	8.0 9.0			3.5 4.0	9.0 10	ns	3-1 3-12
t _{PHZ}	Output Disable Time	2.5	4.5	6.0 5.5			2.5	7.0 6.5	113	3-13

Test limits in screened columns are preliminary.

AC Operating Requirements: See Section 3 for waveforms

		54F/74F	54F	74F	01022	2.7.84,29
Symbol	Parameter	T _A = +25°C, V _{CC} = +5.0 V	T _A , V _{CC} = Mil	T _A , V _{CC} = Com	Moons Units	Fig.
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time, HIGH or LOW So or S1 to CP	10 10		10 10	ns	3-5
th (H)	Hold Time, HIGH or LOW So or S ₁ to CP	0		0	110	
ts (H)	Setup Time, HIGH or LOW I/On, DS ₀ , DS ₇ to CP	6.0 6.0		6.0 6.0	ns	3-5
t _h (H) or t _h (L)	Hold Time, HIGH or LOW I/On, DSo, DS7 to CP	2.0		2.0	110	
t _w (H)	CP Pulse Width, HIGH or LOW	7.0 7.0	San ann an M	7.0 7.0	ns	no 3-7 see o
t _w (L)	MR Pulse Width LOW	7.0	mize loading	n7.0 of bansi	ud ns alu	mi 3-1156A
trec	Recovery Time MR to CP	7.0	VI TOTOSTICO-	7.0	ns 190	3-11

☐ Test limits in screened columns are preliminary.


Suffered I Address I Diode Cla			
	V _{CC} = +5.0 V ±5%, T _A = 0°C to +70° C		
		.114	

Description	
Address Inputs Chip Solect Input (Active LOW) Write Enable Input (Active LOW) Data Inputs Data Oviguts	

54F/74F319

64-Bit Random Access Memory (With Open-Collector Outputs)

Connection Diagram




Description

The 'F319 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading, and addresses are fully decoded on-chip. Outputs are open-collector type and are in the OFF (HIGH) state whenever the Chip Select (\overline{CS}) input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F289 but features non-inverting, rather than inverting, data outputs.

- Open-collector Outputs for Wired-AND Applications
- Buffered Inputs Minimize Loading
- Address Decoding On-chip
- Diode Clamped Inputs Minimize Ringing

Logic Symbol



V_{CC} = Pin 16 GND = Pin 8

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg
Pkgs	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	Туре
Plastic DIP (P)	74F319PC		9B
Ceramic DIP (D)	74F319DC	54F319DM	6B
Flatpak (F)		54F319FM	4L

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names Description		54F/74F (U.L.) HIGH/LOW
A ₀ – A ₃	Address Inputs	0.5/0.375
A ₀ – A ₃	Chip Select Input (Active LOW)	0.5/0.75
WE	Write Enable Input (Active LOW)	0.5/0.75
D1 - D4	Data Inputs	0.5/0.375
O ₁ - O ₄	Data Outputs	OC*/12.5

^{*}OC-Open Collector

Function Table INPUTS OPERATION CONDITION OF OUTPUTS CS WE Write Off (HIGH) L L Complement of Stored Data L H Read Н X Inhibit Off (HIGH) H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Logic Diagram D₁ D₂ D₃ - WE DATA BUFFERS CS 16-WORD x 4-BIT DECODER **ADDRESS** MEMORY CELL DRIVERS DECODER ARRAY Az . A3 AC Operating Requirements: See Section 3 fo **OUTPUT BUFFERS** 01 02 03 04

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	MOITA Conditions
	Parameter	Min	Тур	Max	Omis	CS WE
lcc	Power Supply Current		37	55	mA O	V _{CC} = Max; WE, CS = Gnd

AC Characteristics: See Section 3 for waveforms and load configurations

			54F/74	F	54	4F	7	4F	level aga	
Symbol	Parameter	Vcc = +5.0 V			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig.
		Min	Тур	Max	Min	Max	Min	Max	1111	
tplH tpHL	Access Time, HIGH or LOW An to On	11 8.0	18 14						ns	3-1 3-10
tphL	Access Time CS to On	4.5	8.0	11					ns	3-1
tpLH	Disable Time CS to On	6.0	10.2	14		-				3-4
tphL	Write Recovery Time WE to On	8.0	13.5	19	/-				ns	3-1
tpLH	Disable Time WE to On	8.0	13.5	19			ecops:	ia	11930G 893V	3-3

AC Operating Requirements: See Section 3 for waveforms

Symbol		54F/74F	54F	74F		
	Parameter	$T_A = +25^{\circ} C$, $V_{CC} = +5.0 \text{ V}$	TA, VCC =	TA, VCC =	Units	Fig. No.
		Min Typ Max	Min Ma	x Min Max		
ts (H) ts (L)	Setup Time, HIGH or LOW An to WE	0			ns	3-16
th (H) th (L)	Hold Time, HIGH or LOW An to WE	0			113	0-10
t _s (H) t _s (L)	Setup Time, HIGH or LOW Dn to WE	10 10			ns	3-14
t _h (H)	Hold Time, HIGH or LOW Dn to WE	0			115	
ts (L)	Setup Time LOW CS to WE	6.0			ns	3-14
t _h (L)	Hold Time LOW CS to WE	0			115	3-14
t _w (L)	WE Pulse Width LOW	6.0			ns	3-16

[■] Test limits in screened columns are preliminary.

54F/74F322

8-Bit Serial/Parallel Register (With Sign Extend)

Description

The 'F322 is an 8-bit shift register with provision for either serial or parallel loading and with 3-state parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend and parallel load. An asynchronous Master Reset (MR) input overrides clocked operation and clears the register.

- Multiplexed Parallel I/O Ports
- Separate Serial Input and Output
- Sign Extend Function
- 3-State Outputs for Bus Applications

Ordering Code: See Section 6

	Commercial Grade	Military Grade	Pkg Type
Pkgs	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	
Plastic DIP (P)	74F322PC	18 18	9Z
Ceramic DIP (D)	74F322DC	54F322DM	4E
Flatpak (F)		54F322FM	4D

Connection Diagram

floos and the interstage gating red

right shift and the intrastage datin




Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F (U.L.) HIGH/LOW
RE	Register Enable Input (Active LOW)	0.5/0.375
S/P	Serial (HIGH) or Parallel (LOW) Mode Control Input	0.5/0.375
SE	Sign Extend Input (Active LOW)	0.5/1.125
S	Serial Data Select Input	0.5/0.75
D ₀ , D ₁	Serial Data Inputs	0.5/0.375
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.375
MR	Asynchronous Master Reset Input (Active LOW)	0.5/0.375
OE	3-State Output Enable Input (Active LOW)	0.5/0.375
Q ₀	Bi-state Serial Output	25/12.5
1/00 - 1/07	Multiplexed Parallel Data Inputs or	0.5/0.375
	3-State Parallel Data Outputs	25/12.5


~~~

right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on RE enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/P enables shift right, while a LOW signal disables the 3-state output buffers and enables parallel loading. In the shift right mode a HIGH signal on SE enables serial entry from either Do or D1, as determined by the S input. A LOW signal on SE enables shift right but Q7 reloads its contents, thus performing the sign extend function required for the 'LS384 Twos Complement Multiplier. A HIGH signal on OE disables the 3-state output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.



V<sub>CC</sub> = Pin 20 GND = Pin 10

#### Logic Diagram



| MODE             |    |        |     | INPU | 15 |        |    |                                  |                |                | (              | DUTPL          | JTS            |                                  |                |                |
|------------------|----|--------|-----|------|----|--------|----|----------------------------------|----------------|----------------|----------------|----------------|----------------|----------------------------------|----------------|----------------|
| WODE             | MR | RE     | S/P | SE   | S  | ØE*    | СР | 1/07                             | 1/06           | 1/05           | 1/04           | 1/03           | 1/02           | 1/01                             | 1/00           | Q <sub>0</sub> |
| Clear            | L  | X      | X   | X    | X  | L<br>H | X  | L<br>Z                           | L<br>Z         | L<br>Z         | L<br>Z         | L<br>Z         | L<br>Z         | L<br>Z                           | L<br>Z         | i de la        |
| Parallel<br>Load | Н  | L      | L   | X    | X  | x      | ı  | 17                               | 16             | 15             | 14             | 13             | l <sub>2</sub> | li<br>Spano                      | g lo           | lo             |
| Shift<br>Right   | H  | L<br>L | H   | Н    | L  | L      | 7  | D <sub>0</sub><br>D <sub>1</sub> | O <sub>7</sub> | O <sub>6</sub> | O <sub>5</sub> | O <sub>4</sub> | O <sub>3</sub> | O <sub>2</sub><br>O <sub>2</sub> | O <sub>1</sub> | O <sub>1</sub> |
| Sign<br>Extend   | н  | L      | н   | L    | х  | L      | 1  | 07                               | 07             | O <sub>6</sub> | O <sub>5</sub> | 04             | O <sub>3</sub> | O <sub>2</sub>                   | O <sub>1</sub> | 01             |
| Hold             | Н  | Н      | Х   | Х    | X  | L      | ٦  | NC                               | NC             | NC             | NC             | NC             | NC             | NC                               | NC             | NC             |

<sup>\*</sup>When the  $\overline{OE}$  input is HIGH, all I/On terminals are at the high-impedance state; sequential operation or clearing of the register is not affected.

#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | elinU             | Parameter                                                  |     | 54F/74F |      | Units | Conditions                                          |  |  |
|------------------------------------|-------------------|------------------------------------------------------------|-----|---------|------|-------|-----------------------------------------------------|--|--|
| -,                                 |                   | xsM nth xeM ofM                                            | Min | Тур     | Max  | Omits | Conditions                                          |  |  |
| lcc                                | Power S           | supply Current                                             |     | 60      | 84   | mA    | V <sub>CC</sub> = Max, CP = HIGH<br>Output Disabled |  |  |
| lін                                |                   | GH Current<br>wn Test, I/O <sub>0</sub> - I/O <sub>7</sub> |     |         | 100  | μΑ    | V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V      |  |  |
| lıн + lozн                         |                   | Output OFF<br>HIGH, I/O <sub>0</sub> - I/O <sub>7</sub>    |     |         | 70   | μΑ    | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V     |  |  |
| I <sub>IL</sub> + I <sub>OZL</sub> | The second second | Output OFF<br>LOW, I/O <sub>0</sub> - I/O <sub>7</sub>     |     |         | -650 | μΑ    | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V     |  |  |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                           | 54F/74F                                                      | 54F 74F                                            | Hold Time, I- | PHI II      |  |
|------------------|-------------------------------------------|--------------------------------------------------------------|----------------------------------------------------|---------------|-------------|--|
| Symbol           | Parameter                                 | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 V$<br>$C_L = 50 pF$ | TA, VCC = TA, VCC<br>Mil Com<br>CL = 50 pF CL = 50 | Setup Time,   | Fig.        |  |
|                  |                                           | Min Typ Max                                                  | Min Max Min M                                      | ax Taules     | (H) at      |  |
| f <sub>max</sub> | Maximum Clock Frequency                   | 70                                                           |                                                    | MHz           | 3-1, 3-7    |  |
| tplH<br>tpHL     | Propagation Delay<br>CP to I/On           | 5.5 10 14<br>5.5 10 14                                       | WOJ 16 HOR                                         | ns            | 3-1         |  |
| tplH<br>tpHL     | Propagation Delay<br>CP to Q <sub>0</sub> | 5.5 10 14<br>5.5 10 14                                       | WOJ die                                            | W Pulsi Wil   | 3-7         |  |
| tphL   -8        | Propagation Delay MR to I/On              | 6.5 12 16                                                    | an                                                 | ns            | 3-1<br>3-11 |  |

<sup>■</sup> Test limits in screened columns are preliminary.

<sup>1.</sup>  $I_7 - I_0 =$  The level of the steady-state input at the respective I/O terminal is loaded into the flip-flop while the flip-flop outputs (except  $Q_0$ ) are isolated from the I/O terminal.

<sup>2.</sup>  $D_0$ ,  $D_1$  = The level of the steady-state inputs to the serial multiplexer input.

<sup>3.</sup>  $O_7 - O_0 =$  The level of the respective  $Q_n$  flip-flop prior to the last Clock LOW-to-HIGH transition.

NC = No change Z = High-Impedance Output State H = HIGH Voltage Level L = LOW Voltage Level

AC Characteristics (cont'd): See Section 3 for waveforms and load configurations

|                                        | етичтио                                | Ę                                                                            | 54F/74     | F        | 54                                               | F ST      | 7                        | 4F          |               | Заом        |
|----------------------------------------|----------------------------------------|------------------------------------------------------------------------------|------------|----------|--------------------------------------------------|-----------|--------------------------|-------------|---------------|-------------|
| Symbol                                 | Parameter                              | $T_A = +25^{\circ}C$ ,<br>$V_{CC} = +5.0 \text{ V}$<br>$C_L = 50 \text{ pF}$ |            |          | TA, V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF |           | TA, VCC = Com CL = 50 pF |             | JA AM         | Fig.        |
|                                        | 2 2 2 2 2 2                            | Min                                                                          | Тур        | Max      | Min                                              | Max       | Min                      | Max         |               | tollers     |
| tPHL                                   | Propagation Delay MR to Q <sub>0</sub> | 6.5                                                                          | 12         | 16       | ×                                                | X         | X<br>14                  |             | ns            | 3-1<br>3-11 |
| tpzh (                                 | Output Enable Time OE to I/On          | 6.0                                                                          | 10<br>10   | 14<br>14 | 4                                                | Н         | H                        | H           | ns            | 3-1<br>3-12 |
| t <sub>PHZ</sub>                       | Output Disable Time OE to I/On         | 4.0                                                                          | 7.0<br>7.0 | 10<br>10 |                                                  | X         | - X                      | H           | H H           | 3-13        |
| tpzh<br>tpzL                           | Output Enable Time                     | 6.0                                                                          | 10<br>10   | 14<br>14 | it is sn                                         | a ulamin  | tet "O                   | AL IIB , Hi | HH ei fügni i | 3-1<br>3-12 |
| t <sub>P</sub> HZ<br>t <sub>P</sub> LZ | Output Disable Time                    | 4.0                                                                          | 7.0<br>7.0 | 10<br>10 | qzers                                            | nt is the |                          | steady-s    | orit to level | 3-13 I I    |

# AC Operating Requirements: See Section 3 for waveforms

|                                                       |                                                                                     |             | 5          | 4F/74         | F   | 5     | 4F     | 74F                             |       |                       | DC Charac        |  |
|-------------------------------------------------------|-------------------------------------------------------------------------------------|-------------|------------|---------------|-----|-------|--------|---------------------------------|-------|-----------------------|------------------|--|
| Symbol                                                | Parameter.                                                                          |             |            | = +25<br>= +5 |     | 10000 | /cc =  | T <sub>A</sub> , V <sub>C</sub> |       | Units                 | Fig.             |  |
|                                                       |                                                                                     |             | Min        | Тур           | Max | Min   | Max    | Min N                           | Max   |                       |                  |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW RE to CP                                                    | 84          | 12<br>12   |               |     |       |        | Curren                          | ylaqı | Rower St              | 3-5              |  |
| th (H)                                                | Hold Time, HIGH or LOW                                                              | 100         | 0          |               |     |       | 1/02   | urrent<br>est, I/O <sub>c</sub> |       | Preskdov              | ни               |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW D <sub>0</sub> , D <sub>1</sub> or I/O <sub>n</sub> to CP   | 70          | 5.0<br>5.0 |               |     |       | 101    | 17(0-)<br>- (O) (-              |       |                       | нхоі + нн<br>3-5 |  |
| th (H)<br>th (L)                                      | Hold Time, HIGH or LOW<br>D <sub>0</sub> , D <sub>1</sub> or I/O <sub>n</sub> to CP | 020         | 0          |               |     |       | 10     | 1 OFF<br>1/0 <sub>8</sub> -1    |       | 3-State 0             | lu + lozu        |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW SE to CP                                                    | rotter      | 12<br>12   |               |     | mole  | for wa | 8 noita                         | 18 et | ns                    | 3-5              |  |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L)              | Hold Time, HIGH or LOW                                                              | Sa<br>Tally | 0          |               |     |       |        |                                 |       |                       | 3-3              |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW<br>S/P to CP                                                |             | 12<br>12   |               |     |       |        | raneter                         | Pa    |                       | Symbol           |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW<br>S to CP                                                  | Nin         | 12<br>12   |               |     | -     | vonei  | ak Fren                         | olO   | ns                    | 3-5              |  |
| $\begin{array}{c} t_h \ (H) \\ t_h \ (L) \end{array}$ | Hold Time, HIGH or LOW<br>S or S/P to CP                                            |             | 0          |               |     |       |        | yslay                           | l no  | Propagal<br>CP to 1/0 | HJ91             |  |
| $t_{W}(H)$                                            | CP Pulse Width HIGH                                                                 |             | 7.0        |               |     |       |        | valet                           | l no  | ns                    | 3-7              |  |
| tw (L)                                                | MR Pulse Width LOW                                                                  |             | 7.0        |               |     |       |        |                                 |       | ns                    | 3-11             |  |
| trec                                                  | Recovery Time<br>MR to CP                                                           |             | 5.0        |               |     |       |        | ysley                           | J na  | ns ns                 | 3-11H9f          |  |

■ Test limits in screened columns are preliminary.

20 Vcc

19 S1

18 DS7

17 Q7

16 1/07

15 1/05

14 1/03

13 1/01

12 CP

11 DS<sub>0</sub>

Connection Diagram

So 1

OE<sub>1</sub> 2

OE<sub>2</sub> 3

1/06 4

1/04 5

1/02 6

1/00 7

00 8

SR 9

GND 10

#### 4

# 54F/74F323

8-Bit Universal Shift/Storage Register (With Synchronous Reset and Common I/O Pins)

#### Description

The 'F323 is an 8-bit universal shift/storage register with 3-state outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q<sub>0</sub> and Q<sub>7</sub> to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

- Common Parallel I/O for Reduced Pin Count
- Additional Serial Inputs and Outputs for Expansion
- Four Operating Modes: Shift Left, Shift Right, Load and Store
- 3-State Outputs for Bus Oriented Applications

#### Ordering Code: See Section 6

|                    | Commercial Grade                                               | Military Grade                                                                                          | Pkg  |
|--------------------|----------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| Pkgs               | V <sub>CC</sub> = +5.0 V ±5%,<br>T <sub>A</sub> = 0°C to +70°C | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F323PC                                                       | - Os. Os Os. etc. H :                                                                                   | 9Z   |
| Ceramic<br>DIP (D) | 74F323DC                                                       | 54F323DM                                                                                                | 4E   |
| Flatpak<br>(F)     |                                                                | 54F323FM                                                                                                | 4D   |


# Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                               | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|-------------------------------------------|-----------------------------------|
| CP                                | Clock Pulse Input (Active Rising Edge)    | 0.5/0.375                         |
| DS <sub>0</sub>                   | Serial Data Input for Right Shift         | 0.5/0.375                         |
| DS <sub>7</sub>                   | Serial Data Input for Left Shift          | 0.5/0.375                         |
| S <sub>0</sub> , S <sub>1</sub>   | Mode Select Inputs                        | 0.5/0.75                          |
| SR                                | Synchronous Reset Input (Active LOW)      | 0.5/0.375                         |
| OE <sub>1</sub> , OE <sub>2</sub> | 3-State Output Enable Inputs (Active LOW) | 0.5/0.375                         |
| 1/00 - 1/07                       | Multiplexed Parallel Data Inputs or       | 0.5/0.75                          |
|                                   | 3-State Parallel Data Outputs             | 25/12.5                           |
| Q0, Q7                            | Serial Outputs                            | 25/12.5                           |

synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S<sub>0</sub> and S<sub>1</sub> as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-state buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q<sub>0</sub> and Q<sub>7</sub> are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on SR overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE_1}$  or  $\overline{OE_2}$  disables the 3-state buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The 3-state buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.




V<sub>CC</sub> = Pin 20 GND = Pin 10

#### Mode Select Table

|    | INP            | UTS            |    | RESPONSE                                                                               |
|----|----------------|----------------|----|----------------------------------------------------------------------------------------|
| SR | S <sub>1</sub> | S <sub>0</sub> | CP | 9314 2000 - 34 0.84 - 10                                                               |
| L  | X              | X              |    | Synchronous Reset; Q <sub>0</sub> - Q <sub>7</sub> = LOW                               |
| Н  | Н              | Н              |    | Parallel Load; I/On → Qn                                                               |
| Н  | L              | Н              |    | Shift Right; DS <sub>0</sub> → Q <sub>0</sub> , Q <sub>0</sub> → Q <sub>1</sub> , etc. |
| Н  | Н              | L              |    | Shift Left; DS7 → Q7, Q7 → Q6, etc.                                                    |
| Н  | Н              | Н              | X  | Hold                                                                                   |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

#### Logic Diagram



# DC Characteristics over Operating Temperature Range (unless otherwise specified) and another particular of the control of the

| Symbol                             | Parameter                                                                 | 54F/74F |      | Units   | Conditions                                           |  |
|------------------------------------|---------------------------------------------------------------------------|---------|------|---------|------------------------------------------------------|--|
| SP S                               | TA: Voc = TA: Voc =                                                       | Min Typ | Max  | - Cinio |                                                      |  |
| lcc                                | Power Supply Current                                                      | 66      | 92   | mA      | V <sub>CC</sub> = Max, CP = HIGH<br>Outputs Disabled |  |
| I <sub>IH</sub>                    | Input HIGH Current<br>Breakdown Test, I/O <sub>0</sub> - I/O <sub>7</sub> |         | 100  | WOLA    | V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V       |  |
| I <sub>IH</sub> + I <sub>OZH</sub> | 3-State Output OFF<br>Current HIGH, I/O <sub>0</sub> - I/O <sub>7</sub>   |         | 70   | μΑ      | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V      |  |
| IIL + IOZL                         | 3-State Output OFF<br>Current LOW, I/O <sub>0</sub> - I/O <sub>7</sub>    |         | -650 | μΑ      | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V      |  |

# AC Characteristics: See Section 3 for waveforms and load configurations

|                  | an                                                          | 54F/74F                                                                       | 54F                      | 74F                            | SR to OF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | (J) d       |  |
|------------------|-------------------------------------------------------------|-------------------------------------------------------------------------------|--------------------------|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|
| Symbol V-8       | Parameter                                                   | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF | TA, VCC = Mil CL = 50 pF | TA, VCC =<br>Com<br>CL = 50 pF | The state of the s | Fig.        |  |
|                  | an l                                                        | Min Typ Max                                                                   | Min Max                  | Min Max                        | CF Fulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | (L) w       |  |
| f <sub>max</sub> | Maximum Input Frequency                                     | 70                                                                            | refréinery.              | columns are                    | MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 3-1, 3-7    |  |
| tPLH<br>tPHL     | Propagation Delay<br>CP to Q <sub>0</sub> or Q <sub>7</sub> | 5.5 10 14<br>5.5 10 14                                                        |                          |                                | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 3-1         |  |
| tplH<br>tpHL     | Propagation Delay<br>CP to I/On                             | 5.5 10 14<br>5.5 10 14                                                        |                          |                                | 113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 3-7         |  |
| tpzh<br>tpzL     | Output Enable Time                                          | 6.0 10 14<br>6.0 10 14                                                        |                          |                                | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 3-1<br>3-12 |  |
| t <sub>PHZ</sub> | Output Disable Time                                         | 4.0 7.0 10<br>4.0 7.0 10                                                      |                          |                                | ,113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 3-13        |  |

<sup>■</sup> Test limits in screened columns are preliminary.

| <b>AC Operating Requirements</b> | See Section 3 fo | or waveforms |
|----------------------------------|------------------|--------------|
|----------------------------------|------------------|--------------|

|                                          | Units Condition                                                       |              | 5                                                   | 4F/74 |     | 5                                      | 4F      | 74                                 | 1F      |                             | Symbol     |
|------------------------------------------|-----------------------------------------------------------------------|--------------|-----------------------------------------------------|-------|-----|----------------------------------------|---------|------------------------------------|---------|-----------------------------|------------|
| Symbol                                   | SO KRIM Parameter                                                     | xsh          | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V |       |     | T <sub>A</sub> , V <sub>CC</sub> = Mil |         | T <sub>A</sub> , V <sub>CC</sub> = |         | Units                       | Fig.       |
|                                          | mA Outputs Disablac                                                   |              | Min                                                 | Тур   | Max | Min                                    | Max     | Min                                | Max     |                             | 30)        |
| t <sub>s</sub> (H) a.a =                 | Setup Time, HIGH or LOW<br>So or S1 to CP                             | 100          | 12<br>12                                            |       |     |                                        | 70\I-   |                                    |         | Input HIC<br>Breakdov<br>Sn | 3-5        |
| $t_h (H) \le -t_h (L)$                   | Hold Time, HIGH or LOW<br>S <sub>0</sub> or S <sub>1</sub> to CP      | 7.0          | 0                                                   |       |     |                                        | 101     |                                    |         | 3-State C<br>Current F      | HZQI + HI  |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW I/On, DS <sub>0</sub> , DS <sub>7</sub> to CP | oza          | 5.0<br>5.0                                          |       |     |                                        | 10      |                                    |         | 3-State Current L           | 3-5        |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW I/On, DS <sub>0</sub> , DS <sub>7</sub> to CP  |              | 0                                                   |       |     |                                        |         |                                    |         |                             |            |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW SR to CP                                      | ration<br>54 | 15<br>15                                            |       |     | mole                                   | for way | 8 noi                              | se Seci | eristics: Si                | AC Charact |
| $t_h(H)$<br>$t_h(L)$                     | Hold Time, HIGH or LOW                                                | Y ,AT<br>M   | 0                                                   |       |     |                                        |         |                                    |         | 110                         |            |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | CP Pulse Width, HIGH or LC                                            | ow           | 7.0<br>7.0                                          |       |     |                                        |         | roism                              | Para    | ns                          | 3-7        |
| Test limits                              | s in screened columns are prelimin                                    | nary.        |                                                     |       |     |                                        | yone    | Frequ                              | laput   | numixeM                     | fmax       |
|                                          |                                                                       |              |                                                     |       |     |                                        |         |                                    |         |                             |            |
|                                          |                                                                       |              |                                                     |       |     |                                        |         |                                    |         |                             |            |
|                                          | 30                                                                    |              |                                                     |       |     |                                        |         |                                    |         |                             |            |
| 3-13                                     |                                                                       |              |                                                     |       |     |                                        |         |                                    |         |                             |            |

# 54F/74F350

4-Bit Shifter


(With 3-State Outputs)

|     |  |   | X |  |
|-----|--|---|---|--|
|     |  | 1 |   |  |
|     |  |   | 1 |  |
|     |  |   |   |  |
| 1-1 |  |   |   |  |

#### Connection Diagram

data word. This internal connection makes it possible

led so that the



#### Description


The 'F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select  $(S_0, S_1)$  inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable  $(\overline{OE})$  inputs as a third Select level. With appropriate interconnections, the 'F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

Ordering Code: See Section 6

|                    | Commercial Grade                                                                      | Military Grade                                                                                            | Pkg  |  |
|--------------------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_{A} = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F350PC                                                                              | (4)                                                                                                       | 9B   |  |
| Ceramic<br>DIP (D) | 74F350DC                                                                              | 54F350DM                                                                                                  | 6B   |  |
| Flatpak<br>(F)     | Y                                                                                     | 54F350FM                                                                                                  | 4L   |  |

#### **Logic Symbol**



Vcc = Pin 16 GND = Pin 8

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|---------------------------------|----------------------------------|-----------------------------------|
| S <sub>0</sub> , S <sub>1</sub> | Select Inputs                    | 0.5/0.75                          |
| 1-3-13                          | Data Inputs                      | 0.5/0.75                          |
| OE                              | Output Enable Input (Active LOW) | 0.5/0.75                          |
| O <sub>0</sub> - O <sub>3</sub> | 3-State Outputs                  | 25/12.5                           |

uata word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 7-bit data word is introduced at the  $I_n$  inputs and is shifted according to the code applied to the select inputs  $S_0$ ,  $S_1$ . Outputs  $O_0 - O_3$  are 3-state, controlled by an active-LOW output enable  $(\overline{OE})$ . When  $\overline{OE}$  is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

 $O_2 = S_0 S_1 I_2 + S_0 S_1 I_1 + S_0 S_1 I_0 + S_0 S_1 I_{-1}$  $O_3 = \overline{S_0} \overline{S_1} I_3 + S_0 \overline{S_1} I_2 + \overline{S_0} S_1 I_1 + S_0 S_1 I_0$ 

Truth Table

| 1  | NPUTS          |                | OUTPUTS |                |                 |                |  |  |
|----|----------------|----------------|---------|----------------|-----------------|----------------|--|--|
| OE | S <sub>1</sub> | S <sub>0</sub> | 00      | O <sub>1</sub> | O <sub>2</sub>  | O <sub>3</sub> |  |  |
| Н  | Х              | X              | Z       | Z              | Z               | Z              |  |  |
| L  | L              | L              | lo      | l <sub>1</sub> | 12              | 13             |  |  |
| L  | L              | Н              | I-1     | lo             | l <sub>1</sub>  | 12             |  |  |
| L  | Н              | L              | 1-2     | I-1            | lo              | 11             |  |  |
| L  | Н              | Н              | 1-3     | 1-2            | I <sub>-1</sub> | 10             |  |  |


H=HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

X = Immaterial





#### DC Characteristics over Operating Temperature Range (unless otherwise specified) Total Mills Smuth Bottle Mills

| Symbol | Parameter            |     | 54F/74F |     | Units | Conditions            |  |
|--------|----------------------|-----|---------|-----|-------|-----------------------|--|
|        |                      | Min | Тур     | Max |       |                       |  |
| Іссн   |                      |     | 22      | 35  |       | Outputs HIGH          |  |
| ICCL   | Power Supply Current |     | 26      | 41  | mA    | Outputs LOW VCC = Max |  |
| lccz   |                      |     | 26      | 42  |       | Outputs OFF           |  |


#### AC Characteristics: See Section 3 for waveforms and load configurations

|                  | 8-4 9                                                 |            | 54F/74F<br>T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |            | 4F                       | 74         | 1F                   | 2                   |              |
|------------------|-------------------------------------------------------|------------|------------------------------------------------------------------------------------------|------------|------------|--------------------------|------------|----------------------|---------------------|--------------|
| Symbol           | Parameter                                             | Vc         |                                                                                          |            |            | TA, VCC = Mil CL = 50 pF |            | /cc =<br>om<br>50 pF | Units               | Fig.         |
|                  |                                                       | Min        | Тур                                                                                      | Max        | Min        | Max                      | Min        | Max                  |                     |              |
| tplh<br>tphl     | Propagation Delay                                     | 3.0<br>2.5 | 4.5<br>4.0                                                                               | 6.0<br>5.5 | 3.0<br>2.5 | 7.5<br>7.0               | 3.0<br>2.5 | 7.0<br>6.5           | ns                  | 3-1<br>3-4   |
| tplH<br>tpHL     | Propagation Delay<br>S <sub>n</sub> to O <sub>n</sub> | 4.0        | 7.8<br>6.5                                                                               | 10<br>8.5  | 4.0<br>3.0 | 13<br>10                 | 4.0<br>3.0 | 11<br>9.5            | ns                  | 3-1<br>3-10  |
| tpzh<br>tpzl     | Output Enable Time                                    | 2.5<br>4.0 | 5.0<br>7.0                                                                               | 7.0<br>9.0 | 2.5<br>4.0 | 8.5<br>11                | 2.5<br>4.0 | 8.0<br>10            | ns                  | 3-1          |
| t <sub>PHZ</sub> | Output Disable Time                                   | 2.0<br>2.0 | 3.9<br>4.0                                                                               | 5.5<br>5.5 | 2.0        | 7.0<br>8.5               | 2.0        | 6.5<br>6.5           | SHIFT<br>IFT END AF | 3-12<br>3-13 |

■ Test limits in screened columns are preliminary.

#### **Applications**

#### 16-Bit Shift-Up 0 to 3 Places, Zero Backfill




S<sub>1</sub> S<sub>0</sub>


L L NO SHIFT

L H SHIFT 1 PLACE

H L SHIFT 2 PLACES

H H SHIFT 3 PLACES





L L L NO SHIFT

L L H SHIFT END AROUND 1

L H L SHIFT END AROUND 2 L H H SHIFT END AROUND 3


H L L SHIFT END AROUND 4

H L H SHIFT END AROUND 5

H H L SHIFT END AROUND 6

H H H SHIFT END AROUND 7

#### 13-Bit Twos Complement Scaler



S<sub>1</sub> S<sub>0</sub> SCALE

L L÷8 1/8 L H÷4 1/4

H L ÷ 2 1/2

H H NO CHANGE 1

# 54F/74F352

Dual 4-Input Multiplexer

#### Description

The 'F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

INPUTS

- Inverted Version of the 'F153
- Separate Enables for Each Multiplexer
- Input Clamp Diode Limits High Speed Termination Effects

Ordering Code: See Section 6

|                    | Commercial Grade                                                                            | Military Grade                                                                                  | Pkg  |
|--------------------|---------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$ | Type |
| Plastic<br>DIP (P) | 74F352PC                                                                                    | TEIL                                                                                            | 9B   |
| Ceramic<br>DIP (D) | 74F352DC                                                                                    | 54F352DM                                                                                        | 6B   |
| Flatpak<br>(F)     |                                                                                             | 54F352FM                                                                                        | 4L   |

| givo s            | equations for the                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | he logic           |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|
| E <sub>a</sub> 1  | '-'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 16 V <sub>CC</sub> |
| S <sub>1 2</sub>  | (lon * 31 * 50 +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 15 E <sub>b</sub>  |
| I <sub>3a</sub> 3 | 121 = 51 = 50 +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 14 S <sub>0</sub>  |
| l <sub>2a</sub> 4 | + 02 * +2 * api)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 13 l <sub>3b</sub> |
| I <sub>1a</sub> 5 | 120 = St = 50 +                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 12 l <sub>2b</sub> |
| I <sub>Oa</sub> 6 | at hanu od ana                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 11 I <sub>1b</sub> |
| Z <sub>a</sub> 7  | can be used to I<br>to a common but                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 10 lob             |
| V Color Charge    | The state of the s |                    |

Connection Diagram

(Ea, Ea) are HIGH, the correspond


s under the

rts (So. St). The

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                           | Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-------------------------------------|----------------------------------|-----------------------------------|
| I <sub>0a</sub> - I <sub>3a</sub>   | Side A Data Inputs               | 0.5/0.375                         |
| lob - l3b                           | Side B Data Inputs               | 0.5/0.375                         |
| So, S1                              | Common Select Inputs             | 0.5/0.375                         |
| Ēa                                  | Side A Enable Input (Active LOW) | 0.5/0.375                         |
| Ēb                                  | Side B Enable Input (Active LOW) | 0.5/0.375                         |
| $\overline{Z}_a$ , $\overline{Z}_b$ | Multiplexer Outputs (Inverted)   | 25/12.5                           |

#### **Logic Symbol**



Vcc = Pin 16 GND = Pin 8 two 4-input multiplexer circuits have individual active-LOW Enables  $(\overline{E}_a,\,\overline{E}_b)$  which can be used to strobe the outputs independently. When the Enables  $(\overline{E}_a,\,\overline{E}_b)$  are HIGH, the corresponding outputs  $(\overline{Z}_a,\,\overline{Z}_b)$  are forced HIGH.

The logic equations for the outputs are shown below:

$$\overline{Z}_{a} = \overline{E}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$


$$\overline{Z}_b = \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)$$

| S <sub>0</sub> | S <sub>1</sub> | Ē | 10 | 11 | 12  | 13  | Ž                    |
|----------------|----------------|---|----|----|-----|-----|----------------------|
| X              | X              | Н | X  | X  | X   | X   | Н                    |
| L              | L              | L | L  | X  | X   | X   | н                    |
| L              | L              | L | Н  | X  | X   | X   | L                    |
| Н              | L              | L | X  | L  | X   | X   | H H                  |
| Hio            | L              | L | X  | Н  | X   | X   | ubivi <b>L</b> m) bn |
| Liq            | H              | L | X  | X  | Lan | X   | m forH sour          |
| Lol            | H              | L | X  | X  | H   | X   | mentary) to          |
| H              | Н              | L | X  | X  | X   | Lot | vith iHverte         |
| Н              | Н              | L | X  | X  | X   | Н   | L                    |

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

#### Logic Diagram



#### DC Characteristics Over Operating Temperature Range (unless otherwise specified)

| Symbol Parameter |                      | erature Rang | 54F/74F     |          | Units  | Conditions                                      |           |  |
|------------------|----------------------|--------------|-------------|----------|--------|-------------------------------------------------|-----------|--|
| Symbol           | raidiletei           | Min          | Тур         | Max      | Office | Conditions Isua                                 |           |  |
| ICCH<br>ICCL     | Power Supply Current |              | 9.3<br>13.3 | 14<br>20 | mA     | V <sub>IN</sub> = Gnd<br>V <sub>IN</sub> = HIGH | Vcc = Max |  |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|              | and to Hou                                  | 8 n.       | 54F/74                                                                | E son      | 54         | 4F                       | 3 0 7      | 4F                   | a yttsphielbei |             |
|--------------|---------------------------------------------|------------|-----------------------------------------------------------------------|------------|------------|--------------------------|------------|----------------------|----------------|-------------|
| Symbol       | Parameter                                   |            | $T_A = +25$ °C,<br>$V_{CC} = +5.0 \text{ V}$<br>$C_L = 50 \text{ pF}$ |            |            | TA, VCC = Mil CL = 50 pF |            | /cc =<br>om<br>50 pF | Units          | Fig.<br>No. |
|              |                                             | Min        | Тур                                                                   | Max        | Min        | Max                      | Min        | Max                  | lageO not      | onoilliuM ( |
| tplH<br>tpHL | Propagation Delay $S_n$ to $\overline{Z}_n$ | 4.0<br>4.0 | 7.4<br>7.0                                                            | 13<br>13   | 3.5<br>3.5 | 14.5<br>15               | 4.0<br>4.0 | 14<br>14             | ns             | 3-1<br>3-10 |
| tplH<br>tpHL | Propagation Delay                           | 5.0<br>4.0 | 8.7<br>8.6                                                            | 14<br>11   | 4.5<br>4.0 | 17<br>13                 | 5.0<br>4.0 | 15<br>12             | ns             | 3-1<br>3-4  |
| tplH<br>tpHL | Propagation Delay                           | 2.0        | 4.9<br>3.0                                                            | 7.0<br>6.0 | 2.0        | 9.0<br>7.5               | 2.0<br>2.0 | 8.0<br>7.0           | ns             | 3-1<br>3-3  |

■ Test limits in screened columns are preliminary.

# 54F/74F353

Dual 4-Input Multiplexer (With 3-State Outputs)


# Description

The 'F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable ( $\overline{OE}$ ) inputs, allowing the outputs to interface directly with bus oriented systems.

- Inverted Version of 'F253
- Multifunction Capability
- Separate Enables for Each Multiplexer

#### Ordering Code: See Section 6

| 4-6                | Commercial Grade                                                                                    | Military Grade                                                                              | Pkg  |  |
|--------------------|-----------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------|--|
| Pkg                | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F353PC                                                                                            |                                                                                             | 9B   |  |
| Ceramic 74F353DC   |                                                                                                     | 54F353DM                                                                                    | 6B   |  |
| Flatpak<br>(F)     |                                                                                                     | 54F353FM                                                                                    | 4L   |  |




Connection Diagram

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                             | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|-----------------------------------------|-----------------------------------|
| I <sub>0a</sub> – I <sub>3a</sub> | Side A Data Inputs                      | 0.5/0.375                         |
| 10b - 13b                         | Side B Data Inputs                      | 0.5/0.375                         |
| So, S1                            | Common Select Inputs                    | 0.5/0.375                         |
| ŌĒa                               | Side A Output Enable Input (Active LOW) | 0.5/0.375                         |
| ŌĒb                               | Side B Output Enable Input (Active LOW) | 0.5/0.375                         |
| $\overline{Z}_a, \overline{Z}_b$  | 3-State Outputs (Inverted)              | 25/12.5                           |

#### Logic Symbol



Vcc = Pin 16 GND = Pin 8

#### **Functional Description**

The 'F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs ( $S_0$ ,  $S_1$ ). The 4-input multiplexers have individual Output Enable ( $\overline{OE}_a$ ,  $\overline{OE}_b$ ) inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

#### Truth Table and I paliened over Operating Terms and Oct.

| 550000000      | SELECT<br>INPUTS |    | DATA IN |    | TS    | OUTPUT<br>ENABLE          | OUTPUT    |   |
|----------------|------------------|----|---------|----|-------|---------------------------|-----------|---|
| S <sub>0</sub> | S <sub>1</sub>   | lo | 11      | 12 | 13    | ŌĒ                        | Z         |   |
| X              | X                | X  | X       | X  | X     | PowH Sup                  | (Z)       |   |
| L              | L                | L  | X       | X  | X     | L                         | H 200     |   |
| L              | L                | Н  | X       | X  | X     | L                         | L         |   |
| Н              | L                | X  | L       | X  | X X L | L                         | Н         |   |
| Н              | iorgra           | X  | H       | X  | X     | enstic <del>j</del> : Sea | C Charact |   |
| L              | Н                | X  | X       | L  | X     | L                         | Н         |   |
| L              | Н                | X  | X       | Н  | H X   | X                         | L         | L |
| H              | Н                | X  | X       | X  | L     | L                         | Н         |   |
| HV             | Н                | X  | X       | X  | Н     | L                         | L         |   |

Address inputs So and S1 are common to both sections.


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

(Z) = High Impedance





| 353  | Juanno   175         | Min      | Тур  | Max | Select input  | sources selected by commar              |
|------|----------------------|----------|------|-----|---------------|-----------------------------------------|
| Іссн | 30   8 8 8           | ol 18 02 | 9.3  | 14  | I ISUDIVIDAL  | $I_n$ , $S_n$ , $\overline{OE}_n = Gnd$ |
| ICCL | Power Supply Current | X X X    | 13.3 | 20  | mA            | $I_n$ , $S_n = Gnd   V_{CC} = Max$      |
| Iccz | J X X X              |          | 15   | 23  | A trigit; agr | OE <sub>n</sub> = 4.5 V                 |

# 

| Symbol           |                                             | 54F/74F<br>T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |            | 54F  TA, VCC = Mil  CL = 50 pF |            | 74F  TA, VCC = Com CL = 50 pF |            | Fig. Whits No. |             |
|------------------|---------------------------------------------|------------------------------------------------------------------------------------------|------------|------------|--------------------------------|------------|-------------------------------|------------|----------------|-------------|
|                  | Parameter                                   |                                                                                          |            |            |                                |            |                               |            |                |             |
|                  | nguta So and So are common to both as       | Min                                                                                      | Тур        | Max        | Min                            | Max        | Min                           | Max        |                |             |
| tplH<br>tpHL     | Propagation Delay                           | 5.0<br>4.0                                                                               | 8.8<br>7.4 | 14         | 5.0<br>4.0                     | 16<br>14   | 5.0<br>4.0                    | 15<br>12   | ns             | 3-1<br>3-10 |
| tplH<br>tpHL     | Propagation Delay $I_n$ to $\overline{Z}_n$ | 3.0                                                                                      | 5.6<br>2.8 | 7.0        | 3.0<br>2.0                     | 9.0<br>7.5 | 3.0<br>2.0                    | 8.0<br>7.0 | ns             | 3-1<br>3-3  |
| t <sub>PZH</sub> | Output Enable Time                          | 3.0<br>3.0                                                                               | 6.8<br>7.2 | 9.0<br>9.5 | 3.0                            | 11<br>12   | 3.0<br>3.0                    | 10<br>10.5 | ns             | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time                         | 2.0                                                                                      | 3.7<br>4.4 | 5.0<br>6.0 | 2.0                            | 6.5<br>8.5 | 2.0                           | 6.0<br>7.0 |                | 3-12        |

<sup>■</sup> Test limits in screened columns are preliminary.

Description

The 'F373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable  $(\overline{\text{OE}})$  is LOW. When  $\overline{\text{OE}}$  is HIGH the bus output is in the high impedance state.


Logic Symbol

• Eight Latches in a Single Package

• 3-State Outputs for Bus Interfacing

Ordering Code: See Section 6

|                    | Commercial Grade                                                                                    | Military Grade                                                                                  | Pkg  |  |
|--------------------|-----------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F373PC                                                                                            |                                                                                                 | 9Z   |  |
| Ceramic 74F373DC   |                                                                                                     | 54F373DM                                                                                        | 4E   |  |
| Flatpak<br>(F)     |                                                                                                     | 54F373FM                                                                                        | 4D   |  |



Vcc = Pin 20 GND = Pin 10

Input Loading/Fan-Out: See Section 3 for U.L. definitions


| Pin Names                       | Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|---------------------------------|----------------------------------|-----------------------------------|
| D <sub>0</sub> – D <sub>7</sub> | Data Inputs                      | 0.5/0.375                         |
| E                               | Latch Enable Input (Active HIGH) | 0.5/0.375                         |
| OE                              | Output Enable Input (Active LOW) | 0.5/0.375                         |
| O <sub>0</sub> - O <sub>7</sub> | 3-State Latch Outputs            | 25/12.5                           |

#### Functional Description

The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

# Octal Transparent Latch (With 3-State Outputs)

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| Ordering Coc |                                                                                             |  |                     |
|--------------|---------------------------------------------------------------------------------------------|--|---------------------|
|              | Commercial Grade                                                                            |  |                     |
|              | $V_{CC} = +6.0 \text{ V } \pm 5\%,$ $T_{A} = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ |  | or er ar ar e e e s |
|              |                                                                                             |  |                     |
|              |                                                                                             |  |                     |
|              |                                                                                             |  |                     |

| Input Loading/8 |             |  |
|-----------------|-------------|--|
|                 | Description |  |
|                 |             |  |

ACCUACIDA.

#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter                                 |     | 54F/74F |     | Units | Conditions                                                                  |  |
|--------|-------------------------------------------|-----|---------|-----|-------|-----------------------------------------------------------------------------|--|
|        | raiametei                                 | Min | Тур     | Max | qol   | Octal Dellype Filp-I                                                        |  |
| Iccz   | Power Supply Current<br>(All Outputs OFF) |     | 35      | 55  | mA    | V <sub>CC</sub> = Max, $\overline{OE}$ = 4.5 V<br>D <sub>n</sub> , LE = Gnd |  |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|              | 7.0                                                   |             | 5                                                                              | 4F/74      | F           | 5                                                             | 4F         | 7                           | 4F         | s a nigh-sp<br>ds for each | The F374 B          |
|--------------|-------------------------------------------------------|-------------|--------------------------------------------------------------------------------|------------|-------------|---------------------------------------------------------------|------------|-----------------------------|------------|----------------------------|---------------------|
| Symbol       | Parameter                                             |             | T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |             | T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF |            | TA, VCC = Com<br>CL = 50 pF |            | Units                      | Fig. IIs            |
|              | awa [iii]                                             |             | Min                                                                            | Тур        | Max         | Min                                                           | Max        | Min                         | Max        | T-G bereg                  | Edga-Int            |
| tplH<br>tpHL | Propagation Delay<br>D <sub>n</sub> to O <sub>n</sub> |             | 3.0<br>2.0                                                                     | 5.3<br>3.7 | 7.0<br>5.0  | 3.0                                                           | 8.5<br>6.0 | 3.0 2.0                     | 8.0<br>6.0 | no) aluqtus<br>ns          | 3-2<br>3-4          |
| tplH<br>tpHL | Propagation Delay<br>LE to O <sub>n</sub>             |             | 5.0<br>3.0                                                                     | 9.0<br>5.2 | 11.5<br>7.0 | 5.0<br>3.0                                                    | 15<br>8.5  | 5.0<br>3.0                  | 13<br>8.0  | a eens sho                 | 3-2<br>3-7          |
| tpzh<br>tpzL | Output Enable Time                                    | PRg<br>Type | 2.0                                                                            | 5.0<br>5.6 | 11<br>7.5   | 2.0                                                           | 13.5<br>10 | 2.0                         | 12<br>8.5  | oovns<br>= AT              | 3-2<br>3-12<br>3-13 |
| tPHZ<br>tPLZ | Output Disable Time                                   | 26          | 2.0                                                                            | 4.5<br>3.8 | 6.5<br>5.0  | 2.0                                                           | 10<br>7.0  | 2.0                         | 7.5        | ns                         | 3-2<br>3-12<br>3-13 |

#### AC Operating Requirements: See Section 6 for waveforms

| Symbol                                   |                                     | 54F/74F                                     | 54F       | 74F                                    |       | Fig.<br>No. |
|------------------------------------------|-------------------------------------|---------------------------------------------|-----------|----------------------------------------|-------|-------------|
|                                          | Parameter                           | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 V$ | TA, VCC = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units |             |
|                                          | SAF YAF (U                          | Min Typ Max                                 | Min Max   | Min Max                                |       |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>Dn to LE | 2.0<br>2.0                                  | 2.0       | 2.0<br>2.0                             | ns    | 3-15        |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or LOW<br>Dn to LE  | 3.0 Sept a patell<br>3.0 Sept a patell      | 3.0       | 3.0<br>3.0                             | 3-    | 3P<br>0E    |
| t <sub>w</sub> (H)                       | LE Pulse Width HIGH                 | 6.0                                         | 6.0       | 6.0                                    | ns    | 3-7         |

# 54F/74F374

Octal D-Type Flip-Flop (With 3-State Outputs)

#### Description


The 'F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{\text{OE}})$  are common to all flip-flops.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications


#### Ordering Code: See Section 6

|                    | Commercial Grade                                                                                    | Military Grade                                                                                          | Pkg  |
|--------------------|-----------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C} \text{ to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F374PC                                                                                            | 0.5 8.8 8.0 0.5                                                                                         | 9Z   |
| Ceramic<br>DIP (D) | 74F374DC                                                                                            | 54F374DM                                                                                                | 4E   |
| Flatpak (F)        |                                                                                                     | 54F374FM                                                                                                | 4D   |

#### Connection Diagram



#### Logic Symbol




Vcc = Pin 20 GND = Pin 10

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description Description                  | 54F/74F (U.L.)  HIGH/LOW |  |  |  |
|---------------------------------|------------------------------------------|--------------------------|--|--|--|
| D <sub>0</sub> - D <sub>7</sub> | Data Inputs                              | 0.5/0.375                |  |  |  |
| CP                              | Clock Pulse Input (Active Rising Edge)   | 0.5/0.375                |  |  |  |
| ŌE                              | 3-State Output Enable Input (Active LOW) | 0.5/0.375                |  |  |  |
| O <sub>0</sub> - O <sub>7</sub> | 3-State Outputs                          | 25/12.5                  |  |  |  |

#### Logic Diagram



#### 4

#### **Functional Description**

The 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

**Truth Table** 

|   | INP         | UTS | OUTPUTS     |             |  |  |  |  |
|---|-------------|-----|-------------|-------------|--|--|--|--|
| 1 | Dn          | СР  | ŌĒ          | On          |  |  |  |  |
|   | H<br>L<br>X | X   | L<br>L<br>H | H<br>L<br>Z |  |  |  |  |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter                                 |     | 54F/74F |     | Units  | Conditions                                           |
|--------|-------------------------------------------|-----|---------|-----|--------|------------------------------------------------------|
|        | rarameter                                 | Min | Тур     | Max | 011110 |                                                      |
| ICCL   | Power Supply Current<br>(All Outputs OFF) |     | 55      | 86  | mA     | $\frac{V_{CC} = Max, D_n = Gnd}{OE = 4.5 \text{ V}}$ |

AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                               | 54F/74F 54F               |            | 4F          | 7                        | 4F         |                          |             |                        |                     |
|------------------|-------------------------------|---------------------------|------------|-------------|--------------------------|------------|--------------------------|-------------|------------------------|---------------------|
| Symbol           | Parameter                     | $V_{CC} = +5.0 \text{ V}$ |            |             | TA, VCC = Mil CL = 50 pF |            | TA, VCC = Com CL = 50 pF |             | Units                  | Fig.<br>No.         |
|                  |                               | Min                       | Тур        | Max         | Min                      | Max        | Min                      | Max         | ONO bns                | P. Full TTL         |
| f <sub>max</sub> | Maximum Clock Frequency       | 100                       |            |             | 60                       |            | 70                       |             | MHz                    | 3-1, 3-7            |
| tPLH<br>tPHL     | Propagation Delay<br>CP to On | 4.0                       | 6.5<br>6.5 | 8.5<br>8.5  | 4.0<br>4.0               | 10.5       | 4.0                      | 10<br>10    | ns                     | 3-1<br>3-7          |
| tpzh<br>tpzL     | Output Enable Time            | 2.0                       | 9.0<br>5.8 | 11.5<br>7.5 | 2.0                      | 14<br>10   | 2.0                      | 12.5<br>8.5 | ooV<br><sub>A</sub> ns | 3-1<br>3-12<br>3-13 |
| t <sub>PHZ</sub> | Output Disable Time           | 2.0<br>2.0                | 5.3<br>4.3 | 7.0<br>5.5  | 2.0                      | 8.0<br>7.5 | 2.0                      | 8.0<br>6.5  |                        |                     |

#### AC Operating Requirements: See Section 3 for waveforms


| Symbol                                   |                                     | 54F/74F 54F 74F                                    |                                    | 74F                                    |           |               |
|------------------------------------------|-------------------------------------|----------------------------------------------------|------------------------------------|----------------------------------------|-----------|---------------|
|                                          | Parameter                           | $T_A = +25^{\circ}C,$<br>$V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units     | Fig.<br>No.   |
|                                          |                                     | Min Typ Max                                        | Min Max                            | Min Max                                | Ing/Fea-C |               |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>Dn to CP | 2.0<br>2.0                                         | 2.5<br>2.0                         | 2.0                                    | ns        | 3-5           |
| $t_h (H)$<br>$t_h (L)$                   | Hold Time, HIGH or LOW<br>Dn to CP  | 2.0<br>2.0                                         | 2.0<br>2.5                         | 2.0                                    | ns        | 19<br>20 - 03 |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | CP Pulse Width, HIGH or LOW         | 7.0<br>6.0                                         | 7.0<br>6.0                         | 7.0<br>6.0                             | ns        | 3-7           |

# 54F/74F378

Parallel D Register (With Enable)

#### Connection Diagram

outputs. The buttered clock and buttered Output




Enable are common to all file-flock

#### Description

The 'F378 is a 6-bit register with a buffered common enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

- 6-Bit High-speed Parallel Register
- Positive Edge-Triggered D-Type Inputs
- Fully Buffered Common Clock and Enable Inputs
- Input Clamp Diodes Limit High Speed Termination Effects
- Full TTL and CMOS Compatible

Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

# Ordering Code: See Section 6

|                    | Commercial Grade                                                                             | Military Grade                                                                              | Pkg  |
|--------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ | Туре |
| Plastic<br>DIP (P) | 74F378PC                                                                                     | 2.0 4.3 6.5 8.0                                                                             | 9B   |
| Ceramic<br>DIP (D) | 74F378DC                                                                                     | 54F378DM                                                                                    | 6B   |
| Flatpak<br>(F)     | 74F                                                                                          | 54F378FM                                                                                    | 4L   |

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                             | Description                                    | LOW 2.0<br>2.0 | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|---------------------------------------|------------------------------------------------|----------------|-----------------------------------|
| E<br>D <sub>0</sub> - D <sub>5</sub>  | Enable Input (Active LOW) Data Inputs          | LOW 2.0        | 0.5/0.375<br>0.5/0.375            |
| CP<br>Q <sub>0</sub> - Q <sub>5</sub> | Clock Pulse Input (Active Rising Edge) Outputs |                | 0.5/0.375<br>25/12.5 (1) will     |

#### **Functional Description**

The 'F378 consists of eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable  $\overline{(E)}$  inputs are common to all flip-flops.

When the E input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the E input is HIGH the register will retain the present data independent of the CP input.

#### DC Characteristics over Operating Temp slabT a number otherwise specified:


|     | INPU | rs          | OUTPUT              |
|-----|------|-------------|---------------------|
| Ē   | СР   | Dn          | Qn                  |
| HLL | 144  | X<br>H<br>L | No change<br>H<br>L |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





| Symbol | Parameter            |     | JAT / Street atmoster |     |         | Conditions                                 |  |
|--------|----------------------|-----|-----------------------|-----|---------|--------------------------------------------|--|
| 0,     | P Da On              | Min | Тур                   | Max | O Units | Clock (CP) and Enable $(\overline{E})$ in  |  |
| Icc    | Power Supply Current | TLH | 30                    | 45  | mA      | V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 |  |

# AC Characteristics: See Section 3 for waveforms and load configurations of RDIH at Jugal 3 and modW Jugal 30

|                  | V Voltage Level                           |                                    | 54F/74F                                                                       |            | 54F |                                                                  | 74F        |                      | BLEO THESEN | id eur urere. |
|------------------|-------------------------------------------|------------------------------------|-------------------------------------------------------------------------------|------------|-----|------------------------------------------------------------------|------------|----------------------|-------------|---------------|
| Symbo!           | Parameter                                 | T <sub>A</sub><br>V <sub>C</sub> ( | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |     | T <sub>A</sub> , V <sub>CC</sub> = MiI<br>C <sub>L</sub> = 50 pF |            | /cc =<br>om<br>50 pF | Units       | Fig.<br>No.   |
|                  |                                           | Min                                | Тур                                                                           | Max        | Min | Max                                                              | Min        | Max                  |             | algera organ  |
| f <sub>max</sub> | Maximum Input Frequency                   | 100                                | 140                                                                           |            |     |                                                                  |            |                      | MHz         | 3-1, 3-7      |
| tplH<br>tpHL     | Propagation Delay<br>CP to Q <sub>n</sub> | 3.5<br>3.5                         | 5.5<br>6.0                                                                    | 7.5<br>8.5 |     |                                                                  | 3.0<br>3.5 | 8.5<br>9.5           | ns          | 3-1, 3-7      |

#### AC Operating Requirements: See Section 3 for waveforms

|                                          | 10 1 15                                         | 54F/74F                                            | 54F                                | 74F                                    |       |             |
|------------------------------------------|-------------------------------------------------|----------------------------------------------------|------------------------------------|----------------------------------------|-------|-------------|
| Symbol                                   | Parameter                                       | $T_A = +25^{\circ}C,$<br>$V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units | Fig.<br>No. |
|                                          |                                                 | Min Typ Max                                        | Min Max                            | Min Max                                |       |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>D <sub>n</sub> to CP | 4.0                                                | ,0                                 | 4.0<br>10                              | ns    | 3-5         |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW<br>D <sub>n</sub> to CP  | 0                                                  |                                    | 0                                      |       |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW E to CP                 | 4.0<br>4.0                                         |                                    | 4.0<br>4.0                             | ns    | 3-5         |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW<br>E to CP               | 2.0                                                |                                    | 2.0<br>2.0                             |       |             |
| t <sub>w</sub> (H)                       | CP Pulse Width, HIGH or LOW                     | 4.0<br>6.0                                         |                                    | 4.0<br>6.0                             | ns    | 3-7         |

<sup>■</sup> Test limits in screened columns are preliminary.

#### 4

# 54F/74F379

Quad Parallel Register (With Enable)

# E 1 16 Vcc Q0 2 15 Q3 Q0 3 14 Q3 D0 4 13 D3 D1 5 12 D2 Q1 6 11 Q2 Q1 7 10 Q2 GND 8 9 CP

Connection Diagram

#### Description


The 'F379 is a 4-bit register with buffered common Enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- Buffered Common Enable Input
- True and Complement Outputs

Ordering Code: See Section 6

|                    | Commercial Grade                                                                             | Military Grade                                                                                          | Pkg  |  |
|--------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F379PC                                                                                     |                                                                                                         | 9B   |  |
| Ceramic<br>DIP (D) | 74F379DC                                                                                     | 54F379DM                                                                                                | 6B   |  |
| Flatpak<br>(F)     |                                                                                              | 54F379FM                                                                                                | 4L   |  |

#### Logic Symbol



V<sub>CC</sub> = Pin 16 GND = Pin 8

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                            | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|----------------------------------------|-----------------------------------|
| E                                 | Enable Input (Active LOW)              | 0.5/0.375                         |
| D <sub>0</sub> - D <sub>3</sub>   | Data Inputs                            | 0.5/0.375                         |
| CP                                | Clock Pulse Input (Active Rising Edge) | 0.5/0.375                         |
| Q0 - Q3                           | Flip-flop Outputs                      | 25/12.5                           |
| $\overline{Q}_0 - \overline{Q}_3$ | Complement Outputs                     | 25/12.5                           |

#### Functional Description

The 'F379 consists of four edge-triggered D-type flipflops with individual D inputs and Q and  $\overline{Q}$  outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.


#### **Truth Table**

| INPUTS |    | OUTPUTS |    |    |
|--------|----|---------|----|----|
| E      | СР | Dn      | Qn | Qn |
| 1      |    | X       | NC | NC |
| L      |    | Н       | Н  | L  |
| L      |    | L       | L  | Н  |

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial NC = No Change

#### **Logic Diagram**



True and Complement Outputs

|  |  |  | Commercial Grade |  |  |  |  |
|--|--|--|------------------|--|--|--|--|
|  |  |  |                  |  |  |  |  |
|  |  |  | 74F379PC         |  |  |  |  |
|  |  |  | 74F379DC         |  |  |  |  |
|  |  |  |                  |  |  |  |  |

| Pin Names |  |
|-----------|--|
|           |  |

#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            | Parameter 54F/74F Uni |     | Units | Conditions |                                            |  |
|--------|----------------------|-----------------------|-----|-------|------------|--------------------------------------------|--|
| Symbol | raiameter            | Min                   | Тур | Max   | THU DI     | PER AMINIMUM LOS                           |  |
| lcc    | Power Supply Current | l ow no enn           | 28  | 40    | mA         | V <sub>CC</sub> = Max; D, Ē = Gnd<br>CP =Γ |  |

# AC Characteristics: See Section 3 for waveforms and load configurations were a basic shoot was SSTR and now

| 19 Ag    |                                                            | 54F/74F                                                 | 54F                            | 74F                                                                 | iden 101. | ungher ore |
|----------|------------------------------------------------------------|---------------------------------------------------------|--------------------------------|---------------------------------------------------------------------|-----------|------------|
| Symbol   | Parameter                                                  | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 V$ $C_L = 50 pF$ | TA, VCC =<br>Mil<br>CL = 50 pF | T <sub>A</sub> , V <sub>CC</sub> =<br>Com<br>C <sub>L</sub> = 50 pF | Units     | Fig.       |
|          |                                                            | Min Typ Max                                             | Min Max                        | Min Max                                                             |           |            |
| fmax = T | Maximum Clock Frequency                                    | 100 140                                                 |                                | 100                                                                 | MHz       | 3-1, 3-7   |
| tplh ban | Propagation Delay<br>CP to Q <sub>n</sub> , Q <sub>n</sub> | 4.0 5.0 6.5<br>5.0 6.5 8.5                              |                                | 4.0 7.5<br>5.0 9.5                                                  | ns        | 3-1<br>3-7 |

#### AC Operating Requirements: See Section 3 for waveforms

|                                       |                                     | 54F/74F                                           | 54F                                | 74F                                    |       | (9) 910                       |
|---------------------------------------|-------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|-------|-------------------------------|
| Symbol                                | Parameter                           | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units | Fig. Sec.                     |
|                                       | (a)                                 | Min Typ Max                                       | Min Max                            | Min Max                                |       | Flatpak                       |
| ts (H)<br>ts (L)                      | Setup Time, HIGH or LOW<br>Dn to CP | 3.0<br>3.0                                        |                                    | 3.0<br>3.0                             | ns    | 3-5                           |
| th (H)<br>th (L)                      | Hold Time, HIGH or LOW<br>Dn to CP  | 1.0<br>1.0 snollimitet                            | n 3 for U.L.                       | 1.0                                    |       | Input Load                    |
| ts (H)<br>ts (L)                      | Setup Time, HIGH or LOW E to CP     | 6.0 appigns<br>6.0                                | eaG                                | 6.0<br>6.0                             | ns    | 3-5_0A                        |
| th (H)<br>th (L)                      | Hold Time, HIGH or LOW E to CP      | 0 0                                               | 21<br>21<br>21<br>21<br>21         | 0                                      | 8 C   | A0 - Ad<br>B0 - Bs<br>S0 - Ss |
| t <sub>w</sub> (H) t <sub>w</sub> (L) | CP Pulse Width, HIGH or LOW         | 4.0<br>5.0 (WO.1 ev                               | Output (Act                        | 4.0<br>5.0                             | ns    | 3-7                           |

#### Description

The 'F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lenghts. For ripple expansion, refer to the 'F382 ALU data sheet.

- Low Input Loading Minimizes Drive Requirements
- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Carry Generate and Propagate Outputs for use with Carry Lookahead Generator





Ordering Code: See Section 6

| 3-7                | Commercial Grade                                               | Military Grade                                                                                          | Pkg  |  |
|--------------------|----------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | V <sub>CC</sub> = +5.0 V ±5%,<br>T <sub>A</sub> = 0°C to +70°C | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F381PC                                                       | for waveforms SAF770F Set                                                                               | 9Z   |  |
| Ceramic<br>DIP (D) | 74F381DC                                                       | 54F381DM                                                                                                | 4E   |  |
| Flatpak (F)        | lax Min Max                                                    | 54F381FM                                                                                                | 4D   |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description                         |   | WOJ       | <b>54F/74F (U.L.)</b><br>HIGH/LOW |      |
|---------------------------------|-------------------------------------|---|-----------|-----------------------------------|------|
| A <sub>0</sub> – A <sub>3</sub> | A Operand Inputs                    | - | WO        | 0.5/1.50                          | 73.0 |
| B <sub>0</sub> - B <sub>3</sub> | B Operand Inputs                    |   | VVU       | 0.5/1.50                          |      |
| S <sub>0</sub> - S <sub>2</sub> | Function Select Inputs              |   |           | 0.5/0.375                         |      |
| Cn                              | Carry Input                         |   |           | 0.5/1.50                          |      |
| G                               | Carry Generate Output (Active LOW)  |   | WO.1 10 H | 25/12.5                           |      |
| P                               | Carry Propagate Output (Active LOW) |   |           | 25/12.5                           |      |
| Fo - F3                         | Function Outputs                    |   |           | 25/12.5                           |      |





#### **Functional Description**

Signals applied to the Select inputs  $S_0$  –  $S_2$  determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the  $C_n$  input of the least significant package.

The Carry Generate  $(\overline{\mathbf{G}})$  and Carry Propagate  $(\overline{\mathbf{P}})$  outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in *Figure a*. Note that an 'F382 ALU is used for the most significant package. Typical delays for *Figure a* are given in *Figure b*.

#### **Function Select Table**

| 1 |                | SELECT         | OPERATION      |           |
|---|----------------|----------------|----------------|-----------|
|   | S <sub>0</sub> | S <sub>1</sub> | S <sub>2</sub> |           |
| T | L              | -60            | LESS.          | Clear     |
| 1 | Н              | L              | E              | B Minus A |
|   | L              | Н              | L              | A Minus B |
|   | Н              | Н              | -CL            | A Plus B  |
|   | L              | L              | H              | A⊕B       |
| 1 | Н              | L              | H              | A + B     |
|   | L              | Н              | Н              | AB        |
| 1 | Н              | Н              | H              | Preset    |

H = HIGH Voltage Level L = LOW Voltage Level

Fig. a 16-Bit Lookahead Carry ALU Expansion




Fig. b 16-Bit Delay Tabulation

| PATH SEGMENT                                                                                        | TOWARD<br>F                | OUTPUT<br>Cn + 4, OVR |
|-----------------------------------------------------------------------------------------------------|----------------------------|-----------------------|
| A <sub>i</sub> or B <sub>i</sub> to $\overline{P}$ $\overline{P}_i$ to $C_{n+j}$ ('F182) $C_n$ to F | 7.2 ns<br>6.2 ns<br>8.1 ns | 7.2 ns<br>6.2 ns<br>— |
| C <sub>n</sub> to C <sub>n</sub> + 4, OVR  Total Delay                                              | 21.5 ns                    | 8.0 ns<br>21.4 ns     |

**Truth Table** 

| Samuel Harris |                |                | INP            | UTS |     |     | 1   | 92/3           | OUT            | PUTS           | 3    |     |                               |      |
|---------------|----------------|----------------|----------------|-----|-----|-----|-----|----------------|----------------|----------------|------|-----|-------------------------------|------|
| FUNCTION      | S <sub>0</sub> | S <sub>1</sub> | S <sub>2</sub> | Cn  | An  | Bn  | Fo  | F <sub>1</sub> | F <sub>2</sub> | F <sub>3</sub> | G    | P   |                               |      |
| CLEAR         | 0              | 0              | 0              | X   | X   | X   | 0   | 0              | 0              | 0              | 0    | 0   | Power Supply Current          |      |
| HOIH au       | gal            | Diner          |                | 0   | 0   | 0   | 1   | 1              | 1              | _1_            | 1    | 0   |                               |      |
|               |                |                |                | 0   | 0   | 1   | 0   | 1              | 1              | 1              | 0    | 0   |                               |      |
| B MINUS A     | 1              | 0              | 0              | 0   | 1   | 0   | 0   | 0              | 0              | 0              | 1 10 | 1 0 | cteristica: See Section 3 for |      |
|               |                |                | 789            | 1   | 0   | 0   | 0   | 0              | 0              | 0              | 1    | 0   |                               |      |
|               | To a           |                |                | 1   | 0   | 1 0 | 1 1 | 1 0            | 1 0            | 1 0            | 0    | 0   |                               |      |
| .pFI          |                |                |                | 1   | 1   | 1   | 0   | 0              | 0              | 0              | 1    | 0   |                               |      |
| .old sile     | U              | 191            |                | 0   | 0   | 0   | 1   | 1              | 1              | 101            | 1    | 0   | Parameter                     | lode |
|               |                |                |                | 0   | 0   | 1   | 0   | 0              | 0              | 0              | 1    | 1   |                               |      |
| 4 1415U10 D   |                | 8,11           |                | 0   | 1   | 0   | 0   | 1              | 1              | 1              | 0    | 0   | Propagation Delay             |      |
| A MINUS B     | 0              | 0.8            | 0              | 0   | 1 0 | 1 0 | 1 0 | 1 0            | 1 0            | 1 0            | 1    | 0   | C. to R                       |      |
|               |                |                |                | 1   | 0   | 1   | 1   |                | 0              | 0              | 1    | 1   | Propagation Delay             |      |
|               |                |                |                | 1   | 1   | 0   | 1   |                | 1              | 1.8            | 0    | 0   | Any A or B to Any F           |      |
|               |                | DE             | 14             | 1   | 1   | 1   | 0   | 0              | 0              | 0              | 1    | 0   | Propagation Delay             |      |
|               |                |                |                | 0   | 0   | 0   | 0   | 0              | 0              | 0              | 1    | 1   | S 10 F                        |      |
| 3-1           |                |                |                | 0   | 0   | 1 0 | 1   | 1              | 1              | 1              | 1 1  | 0   | Propagation Delay             |      |
| A PLUS B      | 1              | 1              | 0              | 0   | 1   | 1   | 0   | 1              | 1              | 1              | 0    | 0   | Ai of 8 to 6                  |      |
|               |                |                |                | 1   | 0   | 0   | 1   |                | 0              | 0              | 1    | 1   | Propagation Dalay             |      |
| 3-10          |                |                |                | 1 1 | 0   | 1 0 | 0   | 0              | 0              | 0              | 1    | 0   | A or B to P                   |      |
| 18 3-10       |                | 3.4H           | 0              | 1   | 1   | 1   | 1   | 1              | 1              | 1              | 0    | 0   | Propagation Delay.            |      |
|               |                |                |                | X   | 0   | 0   | 0   | 0              | 0              | 0              | 0    | 0   | in screened columns are greli |      |
| A⊕B           | 0              | 0              | 1              | X   | 0   | 1   | 1   | 1              | 1              | 1              | 1 1  | 1 0 |                               |      |
|               |                |                |                | X   | 1   | 1   | 0   | 0              | 0              | 0              | 0    | 0   |                               |      |
|               |                |                |                | X   | 0   | 0   | 0   | 0              | 0              | 0              | 0    | 0   |                               |      |
| A + B         | 1              | 0              | 1              | X   | 0   | 1   | 1   | 1              | 1              | 1              | 1    | 1   |                               |      |
|               |                |                |                | X   | 1   | 0   | 1 1 | 1              | 1              | 1              | 1    | 1   |                               |      |
|               |                |                |                | -   |     | _   |     |                |                |                |      | 0   |                               |      |
|               |                |                |                | X   | 0   | 0   | 0   | 0              | 0              | 0              | 0    | 0   |                               |      |
| AB            | 0              | 1              | 1              | X   | 1   | 0   | 0   | 0              | 0              | 0              | 0    | 0   |                               |      |
|               |                |                |                | X   | 1   | 1   | 1   | 1              | 1              | 1              | 1    | 0   |                               |      |
|               |                |                |                | X   | 0   | 0   | 1   | 1              | 1              | 1              | 1    | 1   |                               |      |
| PRESET        | 1              | 1              | 1              | X   | 0   | 1   | 1   | 1              | 1              | 1              | 1    | 1   |                               |      |
|               |                |                |                | X   | 1   | 0   | 1   | 1              | 1              | 1              | 1    | 1   |                               |      |

<sup>1 =</sup> HIGH Voltage Level

<sup>0 =</sup> LOW Voltage Level

X = Immaterial

#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            | 54F/74F     | Units   | Conditions STATE OF THE STATE O |  |  |
|--------|----------------------|-------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Symbol | T drameter           | Min Typ Max | nA nO s |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |
| lcc    | Power Supply Current | 59 89       | mA      | V <sub>CC</sub> = Max, S <sub>0</sub> - S <sub>3</sub> = Gnd;<br>Other Inputs HIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |  |  |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|              |                                                            |     |            | 54F/74                    | F            | 5          | 4F                     | 7                                                                | 4F           |       |             |
|--------------|------------------------------------------------------------|-----|------------|---------------------------|--------------|------------|------------------------|------------------------------------------------------------------|--------------|-------|-------------|
| Symbol       | Parameter                                                  |     | Vc         | = +25<br>c = +5<br>L = 50 | .0 V         | ٨          | /cc =<br>//ii<br>50 pF | T <sub>A</sub> , V <sub>CC</sub> = Com<br>C <sub>L</sub> = 50 pF |              | Units | Fig.        |
|              |                                                            |     | Min        | Тур                       | Max          | Min        | Max                    | Min                                                              | Max          |       |             |
| tplH<br>tpHL | Propagation Delay<br>C <sub>n</sub> to F <sub>i</sub>      | 0   | 2.5<br>2.5 | 8.1<br>5.7                | 10.5<br>8.0  | 2.5<br>2.5 | 15<br>11.5             | 2.5                                                              | 11.5<br>9.0  | ns 8  | 3-1<br>3-10 |
| tpLH<br>tpHL | Propagation Delay<br>Any A or B to Any F                   | 0.0 | 4.0<br>3.5 | 10.4<br>8.2               | 13.5         | 4.0<br>3.5 | 19<br>15.5             | 4.0<br>3.5                                                       | 14.5<br>12   | ns    | 3-1<br>3-10 |
| tpLH<br>tpHL | Propagation Delay<br>S <sub>i</sub> to F <sub>i</sub>      | 9   | 4.5<br>4.0 | 8.3<br>8.2                | 11<br>11     | 4.5<br>4.0 | 15.5<br>15.5           | 4.5<br>4.0                                                       | 12<br>12     | ns    | 3-1<br>3-10 |
| tpLH<br>tpHL | Propagation Delay<br>A <sub>i</sub> or B <sub>i</sub> to G | 0   | 3.5<br>4.0 | 6.4<br>6.8                | 9.0          | 3.5<br>4.0 | 12.5<br>14             | 3.5<br>4.0                                                       | 10<br>11     | ns    | 3-1<br>3-10 |
| tplH<br>tpHL | Propagation Delay<br>A <sub>i</sub> or B <sub>i</sub> to P | 0   | 4.0<br>3.5 | 7.2<br>6.5                | 10.5         | 4.0        | 15<br>13               | 4.0<br>3.5                                                       | 11.5<br>10.5 | ns    | 3-1<br>3-10 |
| tpLH<br>tpHL | Propagation Delay<br>S <sub>i</sub> to G or P              | 0 1 | 4.0<br>4.5 | 7.8<br>10.2               | 10.5<br>13.5 | 4.0<br>4.5 | 15<br>19               | 4.0<br>4.5                                                       | 11.5<br>14.5 | ns    | 3-1<br>3-10 |

■ Test limits in screened columns are preliminary.

# 54F/74F382

# 4-Bit Arithmetic Logic Unit

#### Description


The 'F382 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. An Overflow output is provided for convenience in twos complement arithmetic. A Carry output is provided for ripple expansion. For high-speed expansion using a Carry Lookahead Generator, refer to the 'F381 data sheet.

- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Low Input Loading Minimizes Drive Requirements
- Carry Output for Ripple Expansion
- Overflow Output for Twos Complement Arithmetic

Ordering Code: See Section 6

|                    | Commercial Grade                                                                            | Military Grade                                                                                          | Pkg  |  |
|--------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F382PC                                                                                    |                                                                                                         | 9Z   |  |
| Ceramic<br>DIP (D) | 74F382DC                                                                                    | 54F382DM                                                                                                | 4E   |  |
| Flatpak (F)        |                                                                                             | 54F382FM                                                                                                | 4D   |  |


#### Connection Diagram




#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description            | 54F/74F (U.L.)<br>HIGH/LOW |  |  |  |  |
|---------------------------------|------------------------|----------------------------|--|--|--|--|
| A <sub>0</sub> - A <sub>3</sub> | A Operand Inputs       | 0.5/1.50                   |  |  |  |  |
| B <sub>0</sub> - B <sub>3</sub> | B Operand Inputs       | 0.5/1.50                   |  |  |  |  |
| S <sub>0</sub> - S <sub>2</sub> | Function Select Inputs | 0.5/0.375                  |  |  |  |  |
| Cn                              | Carry Input            | 0.5/1.875                  |  |  |  |  |
| Cn + 4                          | Carry Output           | 25/12.5                    |  |  |  |  |
| OVR                             | Overflow Output        | 25/12.5                    |  |  |  |  |
| F <sub>0</sub> - F <sub>3</sub> | Function Outputs       | 25/12.5                    |  |  |  |  |





V<sub>CC</sub> = Pin 20 GND = Pin 10



#### **Functional Description**

Signals applied to the Select inputs  $S_0$  –  $S_2$  determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the  $C_n$  input of the least significant package. Ripple expansion is illustrated in *Figure a*. The Overflow output OVR is the Exclusive-OR of  $C_{n+3}$  and  $C_{n+4}$ ; a HIGH signal on OVR indicates overflow in twos complement operation. Typical delays for *Figure a* are given in *Figure b*.

**Function Table** 

|    |                | 5  | SELEC          | СТ  | 41             | OPERATION |
|----|----------------|----|----------------|-----|----------------|-----------|
| 19 | S <sub>0</sub> | (8 | S <sub>1</sub> | aD. | S <sub>2</sub> | FUNCTION  |
| n  | Ь              | X  | χL             | 0   | L              | Clear     |
|    | Н              |    | VL             |     | 0 to 0         | B Minus A |
|    | L              |    | Н              |     | L              | A Minus B |
|    | Н              |    | Н              |     | L              | A Plus B  |
|    | P              |    | 0L             |     | Н              | A⊕B       |
|    | Н              |    | L              |     | Н              | A + B     |
|    | L              | 1  | Н              |     | ОН             | AB MM 8   |
|    | Н              |    | Н              |     | Н              | Preset    |

H = HIGH Voltage Level

L = LOW Voltage Level

Fig. a 16-Bit Ripple Carry ALU Expansion




Fig. b 16-Bit Delay Tabulation

| PATH SEGMENT                                                                                                                                                                                               | TOWARD F                             | OUTPUT<br>Cn + 4, OVR                     | 0     |         |         |   |  |   |  |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------------------------------|-------|---------|---------|---|--|---|--|
| A <sub>i</sub> or B <sub>i</sub> to C <sub>n</sub> + 4<br>C <sub>n</sub> to C <sub>n</sub> + 4<br>C <sub>n</sub> to C <sub>n</sub> + 4<br>C <sub>n</sub> to F<br>C <sub>n</sub> to C <sub>n</sub> + 4, OVR | 6.5 ns<br>6.3 ns<br>6.3 ns<br>8.1 ns | 6.5 ns<br>6.3 ns<br>6.3 ns<br>—<br>8.0 ns | 0 1   |         | 0 1 0 1 |   |  |   |  |
| Total Delay                                                                                                                                                                                                | 27.2 ns                              | 27.1 ns                                   | 1     |         |         | 1 |  |   |  |
|                                                                                                                                                                                                            | 1<br>0<br>1                          | 0 0 0 0 0 0 0 0 T                         | 0 0 0 | 0 0 0 1 |         |   |  | 0 |  |

| FUNCTION     | S <sub>0</sub> | S <sub>1</sub> | S <sub>2</sub> | Cn                              | An                                   | Bn                                   | Fo                                   | F <sub>1</sub>                       | F <sub>2</sub>                       | F <sub>3</sub>                  | OVR                   | Cn + 4                               | ible. An extensive listing of i                                                                      |         |
|--------------|----------------|----------------|----------------|---------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|---------------------------------|-----------------------|--------------------------------------|------------------------------------------------------------------------------------------------------|---------|
| CLEAR        | 0              | 0              | 0              | 0                               | X                                    | X                                    | 0                                    | 0                                    | 0                                    | 0                               | avilos<br>aleve       | 1                                    | shown in the Truth Table. The the arithmetic functions for sourselve-LOW operands, with a            |         |
| A Plus B     |                | H              |                | 0                               | 0                                    | 0                                    | 1 0                                  | 1 1                                  | 1                                    | 1 1                             | 0                     | 0140                                 | convention. In the Subtract is necessary to force a carr                                             |         |
| B MINUS A    | 1              | 0              | 0              | 0 0 1                           | 1 0                                  | 0 1 0                                | 0 1 0                                | 0 1 0                                | 0 1 0                                | 0 1 0                           | 0 0 0                 | 0                                    | GH operands, LOW for solid into the C <sub>m</sub> input of the let Ripple expansion is illustrated. |         |
| leval egatio | r w/c          |                | J              | 1 1                             | 0 1 1                                | 0 1                                  | 1 1 0                                | 0 0                                  | 1<br>0<br>0                          | 0 0                             | 0 0                   | 0                                    | flow output OVR is the Exclided Co. 4; a HIGH signal on Control through the complement operable.     |         |
| A MINUS B    | 0              | 1              | 0              | 0<br>0<br>0<br>0<br>1<br>1<br>1 | 0<br>0<br>1<br>1<br>0<br>0<br>1<br>1 | 0<br>1<br>0<br>1<br>0<br>1<br>0<br>1 | 1<br>0<br>0<br>1<br>0<br>1<br>1<br>1 | 1<br>0<br>1<br>1<br>0<br>0<br>1<br>0 | 1<br>0<br>1<br>1<br>0<br>0<br>1<br>0 | 1<br>0<br>1<br>1<br>0<br>0<br>1 | 0<br>0<br>0<br>0<br>0 | 0<br>0<br>1<br>0<br>1<br>0<br>1      | r Figure a are given in Figure 38 Rippie Carry ALU Expan                                             |         |
| A PLUS B     | 1              | 1              | 0              | 0<br>0<br>0<br>0<br>1<br>1<br>1 | 0<br>0<br>1<br>1<br>0<br>0<br>1<br>1 | 0<br>1<br>0<br>1<br>0<br>1<br>0      | 0<br>1<br>1<br>0<br>1<br>0<br>0      | 0<br>1<br>1<br>1<br>0<br>0<br>0      | 0<br>1<br>1<br>1<br>0<br>0<br>0      | 0<br>1<br>1<br>1<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>1<br>0<br>1<br>1<br>1 | S POFS                                                                                               |         |
| A⊕B          | 0              | 0              | 1              | X                               | 0                                    | 0 1                                  | 0 1                                  | 0                                    | 0                                    | 0                               | 0                     | 0                                    | -Bit Delay Tahulation                                                                                |         |
|              |                |                |                | 0<br>X<br>1                     | 1 1 1                                | 0 1 0                                | 1 0 1                                | 1 0 1                                | 1 0 1                                | 0                               | 1                     | 1 1                                  | TH SEGMENT TOWN                                                                                      |         |
| A + B        | 1              | 0              | 1              | X<br>X<br>X<br>0                | 0<br>0<br>1<br>1                     | 0<br>1<br>0<br>1                     | 0 1 1 1 1 1                          | 0<br>1<br>1<br>1<br>1                | 0 1 1 1 1 1                          | 0 1 1 1 1 1                     | 0 0 0 0 1             | 0 0 0 0                              | 8.1<br>8.1<br>8.1<br>8.1<br>8.1                                                                      |         |
| AB           | 0              | 1              | 1              | X<br>X<br>X<br>0                | 0 0 1 1 1 1                          | 0 1 0 1 1                            | 0 0 0 1 1 1                          | 0 0 0 1 1                            | 0 0 0 1 1                            | 0 0 0 1 1                       | 1 0 1 0 1             | 1 0 1 0 1 0 1                        | 13.15 Yes                                                                                            | otal Da |
| PRESET:      | 1              | 1              | 1              | X<br>X<br>X<br>0                | 0 0 1 1 1 1                          | 0 1 0 1 1                            | 1 1 1 1 1 1                          | 1 1 1 1 1                            | 1 1 1 1 1 1                          | 1 1 1 1 1                       | 0 0 0 0 1             | 0 0 0 0 1                            |                                                                                                      |         |

<sup>1 =</sup> HIGH Voltage Level 0 = LOW Voltage Level X = Immaterial

## DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            |     | 54F/74F |     | Units | Conditions                                                                        |
|--------|----------------------|-----|---------|-----|-------|-----------------------------------------------------------------------------------|
|        | raiameter            | Min | Тур     | Max |       | delia a l'allec 11d-c                                                             |
| lcc    | Power Supply Current |     | 62      | 93  | mA    | V <sub>CC</sub> = Max; S <sub>0</sub> , C <sub>n</sub> = HIGH<br>Other Inputs Gnd |

## AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                                                             |                   | 5                                                                              | 4F/74       | F           | 54                                                            | F              | 7                              | 4F          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |             |
|------------------|-----------------------------------------------------------------------------|-------------------|--------------------------------------------------------------------------------|-------------|-------------|---------------------------------------------------------------|----------------|--------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| Symbol           | Parameter                                                                   |                   | T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |             |             | T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF |                | TA, VCC =<br>Com<br>CL = 50 pF |             | Units                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Fig.        |
|                  |                                                                             | owl-a             | Min                                                                            | Тур         | Max         | Min                                                           | Max            | Min                            | Max         | ed sid-B na                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |             |
| tplH<br>tpHL     | Propagation Delay<br>C <sub>n</sub> to F <sub>i</sub>                       | lements<br>t that | 3.0<br>2.5                                                                     | 8.1<br>5.7  | 11.5<br>8.0 | notati<br>o aowi                                              | Ineme<br>Legal | 3.0<br>2.5                     | 12.5<br>9.0 | ne ne de la composition della | 3-1<br>3-10 |
| tpLH<br>tpHL     | Propagation Delay<br>Any A or B to Any F                                    | in a senal        | 4.0<br>3.5                                                                     | 10.4        | 13.5<br>11  | Spiriter at                                                   | word<br>The pr | 4.0                            | 14.5        | ns (XX)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 3-1<br>3-10 |
| tplh xx st       | Propagation Delay<br>S <sub>i</sub> to F <sub>i</sub>                       |                   | 6.5<br>4.0                                                                     | 11<br>8.2   | 15<br>11    |                                                               |                | 6.5<br>4.0                     | 16<br>12    | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 3-1<br>3-10 |
| tpLH<br>tpHL     | Propagation Delay<br>A <sub>i</sub> or B <sub>i</sub> to C <sub>n</sub> + 4 | taom<br>edit      | 3.5<br>3.5                                                                     | 6.0<br>6.5  | 8.5<br>9.0  | t is us<br>lei Los                                            | inpu<br>Paral  | 3.5<br>3.5                     | 9.5<br>10.5 | ns<br>ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 3-1<br>3-10 |
| tpLH<br>tpHL     | Propagation Delay<br>S <sub>i</sub> to OVR or C <sub>n</sub> + 4            | accept            | 7.0<br>5.0                                                                     | 12.5<br>9.0 | 16.5<br>12  | dens t                                                        | ON AN          | 7.0<br>5.0                     | 17.5<br>13  | ns ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 3-1<br>3-10 |
| tplh<br>tphl     | Propagation Delay<br>C <sub>n</sub> to C <sub>n</sub> + 4                   |                   | 3.5<br>4.0                                                                     | 5.6<br>6.3  | 8.0<br>9.0  |                                                               |                | 3.5<br>4.0                     | 9.0         | ns<br>eachad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 3-1<br>3-10 |
| t <sub>PLH</sub> | Propagation Delay<br>C <sub>n</sub> to OVR                                  | pan L             | 5.0<br>4.5                                                                     | 8.0<br>7.1  | 11<br>10    |                                                               |                | 5.0<br>4.5                     | 12<br>11    | ns                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 3-1<br>3-10 |


| Clock Pulse Input (Active Rising Edge) Serfal Expansion Input Mode Control Input Asynchronous Parallel Load Input (Active LOW) Multiplicand Data Inputs Serial Multiplier Input Serial Wortiplier Input |  |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|

#### Connection Diagram 54F/74F384 8-Bit Serial/Parallel Twos Complement Multiplier AC Characteristics: See Section 3 for waveforms and load configurations Description The 'F384 is an 8-bit by 1-bit sequential logic element that multiplies two PL 1 16 Vcc numbers represented in twos complement notation. The device implements Booth's algorithm internally to produce a twos complement product that 15 Y 3H93 X3 2 needs no subsequent correction. Parallel inputs accept and store an 8-bit X2 3 14 X4 multiplicand (X<sub>0</sub> - X<sub>7</sub>). The multiplier word is applied to the Y input in a serial bit stream, least significant bit first. The product is clocked out at the SP output, least significant bit first. SP 6 The K input is used for expansion to longer X words, using two or more 'F384 devices. The Mode Control (M) input is used to establish the most CP 7 10 K significant device. An asynchronous Parallel Load (PL) input clears the GND 8 internal flip-flops to the start condition and enables the X latches to accept new multiplicand data. Ordering Code: See Section 6 **Commercial Grade** Military Grade Pkg Pkgs $V_{CC} = +5.0 \text{ V} \pm 5\%$ $V_{CC} = +5.0 \text{ V} \pm 10\%$ Type $T_A = 0$ ° C to +70° C $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ Plastic 74F384PC 9B DIP (P) Ceramic 74F384DC 54F384DM 6B DIP (D) Flatpak 54F384FM 4L (F)

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description                                   | 54F/74F (U.L.)<br>HIGH/LOW<br>0.5/0.375 |  |  |
|---------------------------------|-----------------------------------------------|-----------------------------------------|--|--|
| CP                              | Clock Pulse Input (Active Rising Edge)        |                                         |  |  |
| K                               | Serial Expansion Input                        | 0.5/0.375                               |  |  |
| M                               | Mode Control Input                            | 0.5/0.375                               |  |  |
| PL                              | Asynchronous Parallel Load Input (Active LOW) | 0.5/0.750                               |  |  |
| X <sub>0</sub> - X <sub>7</sub> | Multiplicand Data Inputs                      | 0.5/0.375                               |  |  |
| Υ                               | Serial Multiplier Input                       | 0.5/0.375                               |  |  |
| SP                              | Serial X • Y Product Output                   | 25/12.5                                 |  |  |

#### Logic Symbol



#### **Function Table**


| .IT | uring           | INPL           | IPUTS VISUS     |                         | VPUTS VIEWS |                                   | S actually (STU           |                                                                  | e act                           | INTERNAL | OUTPUT | FUNCTION |  |
|-----|-----------------|----------------|-----------------|-------------------------|-------------|-----------------------------------|---------------------------|------------------------------------------------------------------|---------------------------------|----------|--------|----------|--|
| PL  | СР              | K              | М               | Xi                      | Y           | Y <sub>a-1</sub>                  | SP                        | loc disease for an B a B multiplication of                       |                                 |          |        |          |  |
| 8   | d ost           | ıLsu           | mLan            | s sT                    | gnin        | b fugni Y effi                    | of ballggs                | Most Significant Multiplier Device                               |                                 |          |        |          |  |
|     | - 8.<br>- tool  | cs             | Н               | 9001                    | lj el       | inng on times                     | ib beliqqs<br>locianotro  | Devices Cascaded in Multiplier String                            |                                 |          |        |          |  |
| L   | s si b<br>Ygura | m an<br>ter. i | difino<br>sige/ | OP                      | dioc        | B to Laits ner<br>B' off to shuft | the Unplea<br>built-in fe | Load New Multiplicand and Clear Internal Sum and Carry Registers |                                 |          |        |          |  |
| Н   | mons            | Q O            | 8985<br>dt 1e   | N. D.W.                 | i gn        | apita dell'em                     | ent ewone<br>net a v Ca   | Device Enabled                                                   | illed to the V<br>n the least s |          |        |          |  |
| Н   | ¥F.             | K of           | пΧ ў            | ectin                   | nbo:        | yd <b>L</b> abnetxa               | AR                        | Shift Sum Register and guil must self of                         |                                 |          |        |          |  |
| Н   | 87.             | m) a           | agen<br>gone    | VVni<br>ick pi<br>To to | E 8         | Ignification pad                  | AR                        | Add Multiplicand to Sum Register and Shift                       |                                 |          |        |          |  |
| H   | L<br>f of a     | ei<br>tid n    | 6), N<br>+ SI   | en<br>Beni              | Нь          | recogn <b>L</b> te ar             | ARIQ                      | Subtract Multiplicand from Sum                                   |                                 |          |        |          |  |
| Н   | 5               | 8910           | 01 88           | mis I                   | Н           | Hamis I                           | AR                        | Shift Sum Register                                               |                                 |          |        |          |  |

CS = Connected to SP output of high order device

 $OP = X_i$  latches open for new data (i = 0.7)

AR = Output as required per Booth's algorithm






when PL is LOW. Data that meet the setup time requirements are latched and stored when PL goes HIGH. The LOW signal on PL also clears the Y<sub>a-1</sub> flip-flop as well as the carry-save flip-flops and the partial product register in the arithmetic section. Figure a is a conceptual logic diagram of a typical cell in the arithmetic section, except for the first (X<sub>7</sub>) cell, in which K is the B<sub>i</sub> input and M is incorporated into the carry logic. The cells use the carry-save technique to avoid the complexity and delays inherent in lookahead carry schemes for longer words.

Figure b is a timing diagram for an 8 x 8 multiplication process. New multiplicand data enters the X latches during bit time To. It is assumed that PL goes LOW shortly after the CP rising edge that marks the beginning of To and goes HIGH again shortly after the beginning of T<sub>1</sub>. The LSB (Y<sub>0</sub>) of the multiplier is applied to the Y input during T<sub>1</sub> and combines with X<sub>0</sub> in the least significant cell to form the appropriate D input (X<sub>0</sub> Y<sub>0</sub>) to the sum flip-flop. This is clocked into the sum flip-flop by the CP rising edge at the beginning of T2 and this LSB (S0) of the product is available shortly thereafter at the SP output of the package. The next-least bit Y<sub>1</sub> of the multiplier is also applied during T2. The detailed logic design of the cell is such that during T2 the D input to the sum flip-flop of the least significant cell contains not only

 $X_1Y_0$  product. Thus the term  $(X_1Y_0+X_0Y_1)$  is formed at the D input of the least significant sum flip-flop during  $T_2$  and this next-least term  $S_1$  of the product is available at the SP output shortly after the CP rising edge at the beginning of  $T_3$ . Due to storage in the two preceding cells and in its own carry flip-flop, the D input to the least significant sum flip-flop during  $T_3$  will contain the products  $X_2Y_0$  and  $X_1Y_1$  as well as  $X_0Y_2$ . During each succeeding bit time the SP output contains information formed one stage further upstream. For example, the SP output during  $T_9$  contains  $X_7Y_0$ , which was actually formed during  $T_1$ .

The MSB Y7 (the sign bit Ys) of the multiplier is first applied to the Y input during T<sub>8</sub> and must also be applied during bit times T9 through T16. This extension of the sign bit is a necessary adjunct to the implementation of Booth's algorithm and is a built-in feature of the 'F322 Shift Register. Figure c shows the method of using two 'F384s to perform a 12 x n bit multiplication. Notice that the sign of X is effectively extended by connecting X<sub>11</sub> to X<sub>4</sub> - X<sub>7</sub> of the most significant package. Whereas the 8 x 8 multiplication required 18 clock periods (m + n to form the product terms plus To to clear the multiplier plus T<sub>17</sub> to recognize and store S<sub>15</sub>), the arrangement of Figure c requires 12 + n bits to form the product terms plus the bit times to clear the multiplier and to recognize and store SPn + 11.

- CLOCK



BIT CELL

Fig. a Conceptual Carry Save Adder Cell







Fig. c 12-Bit by N-Bit Twos Complement Multiplier



# DC Characteristics over Operating Temperature Range (unless otherwise specified) and an application of the property of the pro

| Symbol | Parameter            | SIT TIT BET | 54F/74F | 1 1 | Units | Conditions             |  |
|--------|----------------------|-------------|---------|-----|-------|------------------------|--|
|        | Taramotor Laborator  | Min         | Тур     | Max | Unito |                        |  |
| lcc    | Power Supply Current | - X         | 67      | 108 | mA    | V <sub>C</sub> C = Max |  |

# AC Characteristics: See Section 3 for waveforms and load configurations

|                  | are part and pool year from pool South | 54F/74F                                                                       | 54F                      | 74F                                                                 | Units           | Fig.        |
|------------------|----------------------------------------|-------------------------------------------------------------------------------|--------------------------|---------------------------------------------------------------------|-----------------|-------------|
| Symbol           | Parameter                              | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF | TA, VCC = Mil CL = 50 pF | T <sub>A</sub> , V <sub>CC</sub> =<br>Com<br>C <sub>L</sub> = 50 pF |                 |             |
|                  |                                        | Min Typ Max                                                                   | Min Max                  | Min Max                                                             |                 |             |
| f <sub>max</sub> | Maximum Clock Frequency                | 100 70                                                                        | 9 18 8                   | a la la                                                             | ns              | 3-1, 3-7    |
| tplH<br>tpHL     | Propagation Delay<br>CP to SP          | 3.5 6.0 8.5<br>3.5 6.0 8.5                                                    |                          |                                                                     | ns              | 3-1<br>3-7  |
| tphL             | Propagation Delay PL to SP             | 4.0 7.0 10                                                                    | ittulk tneme             | Twos Comple                                                         | ns<br>NE-M vd 1 | 3-1<br>3-11 |

## AC Operating Requirements: See Section 3 for waveforms

|                                       |                                                 | 54F/74F                                              | 54F       | 74F           |       |             |
|---------------------------------------|-------------------------------------------------|------------------------------------------------------|-----------|---------------|-------|-------------|
| Symbol                                | Parameter                                       | T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V | TA, VCC = | TA, VCC = Com | Units | Fig.<br>No. |
|                                       |                                                 | Min Typ Max                                          | Min Max   | Min Max       | 3     |             |
| ts (H)<br>ts (L)                      | Setup Time, HIGH or LOW<br>K to CP              | 8.0<br>8.0                                           |           |               | ns    | 3-5         |
| th (H)<br>th (L)                      | Hold Time, HIGH or LOW<br>K to CP               | 0                                                    |           |               |       |             |
| ts (H)<br>ts (L)                      | Setup Time, HIGH or LOW<br>Y to CP              | 15<br>15                                             |           |               | ns    | 3-5         |
| th (H)<br>th (L)                      | Hold Time, HIGH or LOW<br>Y to CP               | 0                                                    |           |               | 110   |             |
| ts (H)<br>ts (L)                      | Setup Time, HIGH or LOW<br>X <sub>n</sub> to PL | 10<br>10                                             |           |               | ns    | 3-14        |
| th (H)<br>th (L)                      | Hold Time, HIGH or LOW                          | 0                                                    |           |               | 110   | 0 14        |
| t <sub>w</sub> (H) t <sub>w</sub> (L) | CP Width, HIGH or LOW                           | 7.0<br>7.0                                           |           |               | ns    | 3-7         |
| t <sub>w</sub> (L)                    | PL Width LOW                                    | 5.0                                                  |           |               | ns    | 3-11        |
| trec                                  | Recovery Time PL to CP                          | 7.0                                                  |           |               | ns    | 3-11        |

Test limits in screened columns are preliminary.

# 54F/74F385

# Quad Serial Adder/Subtractor


#### Description

The 'F385 contains four serial adder/subtractors with common clock and clear inputs, but independent operand and mode select inputs. Each adder/subtractor contains a sum flip-flop and a carry-save flip-flop for synchronous operations. Each circuit performs either A plus B or A minus B in twos complement notation, but can also be used for magnitude-only or ones complement operation. The 'F385 is designed for use with the 'F384 and 'F784 serial multipliers in implementing digital filters or butterfly networks in fast Fourier transforms.

- Four Independent Adder/Subtractors
- Twos Complement Arithmetic
- Synchronous Operation
- Common Clear and Clock
- Ones Complement or Magnitude-only Capability

Ordering Code: See Section 6


|                    | Commercial Grade                                                                          | Military Grade                                                       | Pkg     |
|--------------------|-------------------------------------------------------------------------------------------|----------------------------------------------------------------------|---------|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ | V <sub>CC</sub> = +5.0 V ±10%,<br>T <sub>A</sub> = -55° C to +125° C | Туре    |
| Plastic<br>DIP (P) | 74F385PC                                                                                  | lanatammi = X<br>eo atugni = *                                       | 9Z      |
| Ceramic<br>DIP (D) | 74F385DC                                                                                  | 54F385DM                                                             | 4E      |
| Flatpak<br>(F)     |                                                                                           | 54F385FM                                                             | ₩04D101 |



Connection Diagram

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|---------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A1 - A4                         | A Operand Inputs                             | 0.5/0.375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| B <sub>1</sub> - B <sub>4</sub> | B Operand Inputs                             | 0.5/0.375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| S1 - S4                         | Function Select Inputs                       | 0.5/0.375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| CP                              | Clock Pulse Input (Active Rising Edge)       | 0.5/0.375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| MR                              | Asynchronous Master Reset Input (Active LOW) | 0.5/0.375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| F1 - F4                         | Sum or Difference Outputs                    | 25/12.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|                                 |                                              | 100 miles (100 miles ( |



store the sum and carry, as shown in the Logic Diagram. Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal. The Select (S) input should be LOW for the Add (A plus B) mode and HIGH for the Subtract (A minus B) mode. A LOW signal on the asynchronous Master Reset (MR) input clears the sum flip-flop and resets the carry flip-flop to zero in the Add mode or presets it to one in the Subtract mode.

In the Subtract mode, the B operand is internally complemented. Presetting the carry flip-flop to one completes the twos complement transformation by adding one to "A plus  $\overline{B}$ " during the first (LSB) operation after  $\overline{MR}$  is released. For ones complement subtraction, the carry flip-flop can be set to zero by making S LOW during the reset, then making S HIGH after the reset but before the next clock.

| IN   | NPU | TS'   | ta |         | RRY            | OUTPUT*       | FUNCTION     |  |
|------|-----|-------|----|---------|----------------|---------------|--------------|--|
| MR   | S   | Α     | В  | С       | C <sub>1</sub> | F             |              |  |
| L    | L   | X     | X  | L       | L              | L             | Clear        |  |
| Livi | H   | X     | X  | e\Hot   | Has            | ains four s   | ngo d867' en |  |
| Н    | E   | els : | L  | n lens  | paleag         | o Ir -bnogs   |              |  |
| H    | L   | L     | L  | Н       | to F pu        | s go Hqiii    |              |  |
| H    | L   | L     | H  | e erson | _              |               |              |  |
| H    | L   | L     | H  |         |                |               | Add          |  |
| H    | L   | H     | L  | ed up   | M Fan          | not offeren   |              |  |
| H    | L   | H     | L  | Н       | H              | heffi Estigib | priementing  |  |
| Н    | L   | H     | Н  | L       | Н              | L             |              |  |
| Н    | L   | Н     | Н  | Н       | Н              | pppy Hispu    | Pour Indept  |  |
| Н    | Н   | L     | L  | L       | L              | Н             | Synchronous  |  |
| Н    | Н   | L     | L  | Н       | H              | La les        | Common C     |  |
| H    | Н   | L     | H  | L       | , L            | s no Lemel    | Ones Comp    |  |
| Н    | Н   | L     | H  | Н       | L              | Н             | Subtract     |  |
| Н    | Н   | Н     | L  | L       | Н              | L             | Subtract     |  |
| Н    | Н   | Н     | L  | Н       | H              | 1005 Hos a    | rdering Cod  |  |
| H    | H   | H     | Н  | L       | L              | Н.            |              |  |
| Н    | H   | H     | H  | H       | Н              | L             |              |  |

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

\* = Inputs before CP transition, output after C

 $C_1 = Carry \ flip-flop \ state \ before \ (C) \ and \ after \ (C_1) \ clock \ transition$ 

## Logic Diagram (one Adder/Subtractor shown)



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            |     | 54F/74F | - St. Par. 187 | Units | Conditions            |  |
|--------|----------------------|-----|---------|----------------|-------|-----------------------|--|
| Symbol | Farameter            | Min | Тур     | Max            | Omits | luad Z-Port Registe   |  |
| lcc    | Power Supply Current |     | 68      | 104            | mA    | V <sub>CC</sub> = Max |  |

AC Characteristics: See Section 3 for waveforms and load configurations

| 100              | E ,ä                          | 54F/74F                                                                       |            | 54F  TA, VCC = Mil  CL = 50 pF |       | 74F  TA, VCC = Com CL = 50 pF |       |         | Fig.<br>No. |             |
|------------------|-------------------------------|-------------------------------------------------------------------------------|------------|--------------------------------|-------|-------------------------------|-------|---------|-------------|-------------|
| Symbol           | Parameter                     | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |                                |       |                               |       |         |             |             |
| ar [er           |                               | Min                                                                           | Тур        | Max                            | Min   | Max                           | Min   | Max     |             |             |
| f <sub>max</sub> | Maximum Clock Frequency       | 80                                                                            | 100        |                                |       |                               |       |         | MHz         | 3-1, 3-7    |
| tpLH<br>tpHĽ     | Propagation Delay<br>CP to Fn | 3.0                                                                           | 6.0<br>6.0 | 8.5<br>8.5                     |       |                               |       |         | ns          | 3-1<br>3-7  |
| tphL 40/ET       | Propagation Delay MR to Fn    | 4.0                                                                           | 7.0        | 10                             | o Ine | lisviuos                      | Isolg | of edit | ns ns       | 3-1<br>3-11 |

AC Operating Requirements: See Section 3 for waveforms and the second of the second of

|                                                       |                                                                   | 54F/74F                                           | 54F                                | 74F                                    |                  |                |
|-------------------------------------------------------|-------------------------------------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|------------------|----------------|
| Symbol                                                | Parameter                                                         | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units            |                |
|                                                       |                                                                   | Min Typ Max                                       | Min Max                            | Min Max                                |                  |                |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)              | Setup Time, HIGH or LOW<br>An to CP                               | 12<br>12                                          |                                    | a noire                                | ea sea sáb<br>ns | Ordering Co    |
| th (H)                                                | Hold Time, HIGH or LOW                                            | 0                                                 | ov_                                | #8.0 V 0.8+                            | e poV            | 3-5<br>2919    |
| ts (H)<br>ts (L)                                      | Setup Time, HIGH or LOW<br>B <sub>n</sub> or S <sub>n</sub> to CP | 12<br>12                                          |                                    | D58983                                 | ns               | oltas19<br>3-5 |
| $\begin{array}{c} t_h \ (H) \\ t_h \ (L) \end{array}$ | Hold Time, HIGH or LOW<br>B <sub>n</sub> or S <sub>n</sub> to CP  | 0 0                                               |                                    | F898DC                                 | T                | SimsteC        |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L)              | CP Pulse Width, HIGH or LOW                                       | 6.0                                               |                                    |                                        | ns               | 3-7            |
| tw (L)                                                | MR Width LOW                                                      | 6.0                                               |                                    |                                        | ns               | 3-11           |
| trec                                                  | Recovery Time<br>MR to CP                                         | 5.0                                               | J.U rol 8 n                        | t: See Sectio                          | ns<br>PG-ns \\gn | 3-11           |

■ Test limits in screened columns are preliminary.

#### Connection Diagrams 54F/74F398 • 54F/74F399 'F398 Quad 2-Port Register S 1 lob 7 Q<sub>b</sub> 8 Qb 9 Description GND 10 The 'F398 and 'F399 are the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flipflops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F399 InsmerlupeR politicago OA 'F398, with only the Q outputs of the flip-flops available. • Select Inputs from Two Data Sources • Fully Positive Edge-triggered Operation Both True and Complement Outputs — 'F398 S 1 Qa 2 Ordering Code: See Section 6 Commercial Grade Military Grade Pkg Pkgs $V_{CC} = +5.0 \text{ V} \pm 5\%$ $V_{CC} = +5.0 \text{ V} \pm 10\%$ Type 11b 5 $T_A = 0$ ° C to +70° C $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ 74F398PC 9Z Plastic 9B DIP (P) 74F399PC Qb 7 4E GND 8 74F398DC 54F398DM Ceramic DIP (D) 74F399DC 54F399DM 6B Flatpak 54F398FM 4D

20 Vcc 19 Qd 18 Q<sub>d</sub> 17 lod 16 l<sub>1d</sub> 15 I<sub>1c</sub> 14 loc

13 Qc

12 Q<sub>c</sub>

11 CP

16 Vcc

15 Q<sub>d</sub>

13 l<sub>1d</sub>

12 I<sub>1c</sub>

11 loc

10 Qc

9 CP

14 lod

## Input Loading/Fan-Out: See Section 3 for U.L. definitions


(F)

| Pin Names                         | Description                            | 54F/74F (U.L.)<br>HIGH/LOW |
|-----------------------------------|----------------------------------------|----------------------------|
| S                                 | Common Select Input                    | 0.5/0.375                  |
| CP                                | Clock Pulse Input (Active Rising Edge) | 0.5/0.375                  |
| loa - lod                         | Data Inputs from Source 0              | 0.5/0.375                  |
| I <sub>1a</sub> - I <sub>1d</sub> | Data Inputs from Source 1              | 0.5/0.375                  |
| Qa - Qd                           | Register True Outputs                  | 25/12.5                    |
| $\overline{Q}_a - \overline{Q}_d$ | Register Complementary Outputs ('F398) | 25/12.5                    |

54F399FM


#### **Logic Symbols**

#### 'F398



V<sub>CC</sub> = Pin 20 GND = Pin 10

#### 'F399



V<sub>CC</sub> = Pin 16 GND = Pin 8

#### **Functional Description**

The 'F398 and 'F399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs ( $I_{0x}$ ,  $I_{1x}$ ) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 'F398 has both Q and  $\overline{Q}$  outputs.

## **Function Table**

|   | INPUTS |                | OUT | PUTS |
|---|--------|----------------|-----|------|
| S | lo     | l <sub>1</sub> | Q   | Q*   |
| 1 | 1      | X              | L   | н    |
| 1 | h      | X              | Н   | L    |
| h | X      | 1              | L   | Н    |
| h | X      | h              | Н   | L    |

\* 'F398 only


I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter 54F/74F    |                | Units | Conditions |          |      |                                                               |
|--------|----------------------|----------------|-------|------------|----------|------|---------------------------------------------------------------|
| Symbol | ratameter (shorar    |                | Min   | Тур        | Max      | Oims | Conditions                                                    |
| lcc    | Power Supply Current | 'F398<br>'F399 |       | 25<br>22   | 38<br>34 | mA   | V <sub>CC</sub> = Max, V <sub>IN</sub> = GND<br>CP = <b>L</b> |

## AC Characteristics: See Section 3 for waveforms and load configurations

|                  | Parameter                         |                                                                                | 54F/74F    |           | 5   | 54F |                                | 4F        | 1201  | h. / / Edm  |
|------------------|-----------------------------------|--------------------------------------------------------------------------------|------------|-----------|-----|-----|--------------------------------|-----------|-------|-------------|
| Symbol           |                                   | T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            |           | Mil |     | TA, VCC =<br>Com<br>CL = 50 pF |           | Units | Fig.<br>No. |
|                  |                                   | Min                                                                            | Тур        | Max       | Min | Max | Min                            | Max       |       |             |
| f <sub>max</sub> | Input Clock Frequency             | 100                                                                            | 140        |           |     |     | 100                            |           | MHz   | 3-1, 3-7    |
| tplH<br>tpHL     | Propagation Delay<br>CP to Q or Q | 3.5<br>5.0                                                                     | 6.0<br>8.5 | 8.0<br>11 |     |     | 3.5<br>5.0                     | 9.0<br>12 | ns    | 3-1<br>3-7  |

## AC Operating Requirements: See Section 3 for waveforms

| 17 1011                                  |                                     | 54F/74F                                           | 54F                                | 74F                                    |             |                  |
|------------------------------------------|-------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|-------------|------------------|
| Symbol                                   | Parameter                           | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units       | Fig.<br>No.      |
|                                          | 3 .0                                | Min Typ Max                                       | Min Max                            | Min Max                                |             |                  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>In to CP | 4.0<br>4.0                                        |                                    | 4.0<br>4.0                             | te: See See | 3-1              |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW              | 1.0                                               | οV                                 | 1.0                                    | ns          | 3-5              |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>S to CP  | 7.5<br>7.5                                        | FAT                                | 8.5<br>8.5                             | ns          | 3-5              |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW<br>S to CP   | 0                                                 |                                    | 0                                      | 110         | IP (P)<br>eramic |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Clock Pulse Width, HIGH or LOW      | 6.0                                               |                                    | 6.0<br>6.0                             | ns          | 3-7              |


| n-Out: See Section 3 for U.L. definitions |  |
|-------------------------------------------|--|
|                                           |  |
|                                           |  |
|                                           |  |

#### Connection Diagram 54F/74F521 8-Bit Identity Comparator 20 V<sub>CC</sub> Description 19 OA = B The 'F521 is an expandable 8-bit comparator. It compares two words of up 18 B<sub>7</sub> to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input IA = B also serves as an active-LOW enable input. 17 A7 Compares Two 8-Bit Words in 6.5 ns Typ 16 B<sub>6</sub> Expandable to Any Word Length 15 A<sub>6</sub> • 20-Pin Package 14 B<sub>5</sub> B<sub>2</sub> 7 13 A<sub>5</sub> A3 8 Ordering Code: See Section 6 12 B<sub>4</sub> B<sub>3</sub> 9 **Commercial Grade** Military Grade Pkg GND 10 11 A<sub>4</sub> Pkgs $V_{CC} = +5.0 \text{ V} \pm 5\%$ $V_{CC} = +5.0 \text{ V} \pm 10\%$ Type $T_A = 0^{\circ} C To +70^{\circ} C$ $T_A = -55^{\circ} \text{ C to } +125^{\circ} \text{ C}$ Plastic 74F521PC 9Z DIP (P) Ceramic 74F521DC 54F521DM 4E DIP (D) Flatpak 54F521FM 4D (F)

## Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names | Description                            | 54F/74F (U.L.)<br>HIGH/LOW |
|-----------|----------------------------------------|----------------------------|
| 10 - A7   | Word A Inputs                          | 0.5/0.375                  |
| 80 - B7   | Word B Inputs                          | 0.5/0.375                  |
| A = B     | Expansion or Enable Input (Active LOW) | 0.5/0.375                  |
| OA = B    | Identity Output (Active LOW)           | 25/12.5                    |

## **Logic Symbol**



**Truth Table** 

| amental de     | nputs     | Output             | 568/   |  |
|----------------|-----------|--------------------|--------|--|
| ĪA = B         | A, B      | O <sub>A</sub> = B | Min Ty |  |
| bnD = a - Al A | A = B*    | (E)                |        |  |
| DUE - 8 - VI   | A ≠ B     | Н                  | 61     |  |
| Н              | $A = B^*$ | Н                  |        |  |
| Н              | A ≠ B     | Н                  |        |  |


AC Characteristics: See Section 3 for waveforms and load configurations

H = HIGH Voltage Level

L = LOW Voltage Level

 $*A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| 501          |                      | Min | Тур        | Max      |    | TA B AT                                         |
|--------------|----------------------|-----|------------|----------|----|-------------------------------------------------|
| ICCH<br>ICCL | Power Supply Current |     | 24<br>15.5 | 36<br>23 | mA | V <sub>CC</sub> = Max, I <sub>A</sub> = B = Gnd |


## AC Characteristics: See Section 3 for waveforms and load configurations

|              | Parameter                                                |                                                                        | 54F/74F    |            | 54F                      |            | 74F                                                              |            | level ega | E LOW Vol   |
|--------------|----------------------------------------------------------|------------------------------------------------------------------------|------------|------------|--------------------------|------------|------------------------------------------------------------------|------------|-----------|-------------|
| Symbol       |                                                          | $T_A = +25$ ° C,<br>$V_{CC} = +5.0 \text{ V}$<br>$C_L = 50 \text{ pF}$ |            |            | TA, VCC = Mil CL = 50 pF |            | T <sub>A</sub> , V <sub>CC</sub> = Com<br>C <sub>L</sub> = 50 pF |            | Units     | Fig.        |
|              |                                                          | Min                                                                    | Тур        | Max        | Min                      | Max        | Min                                                              | Max        | -4-       |             |
| tplH<br>tpHL | Propagation Delay $A_n$ or $B_n$ to $\overline{O}_A = B$ | 3.5<br>4.0                                                             | 6.5<br>6.5 | 9.5<br>9.0 | 3.5<br>4.0               | 15<br>12   | 3.5<br>4.0                                                       | 11<br>10.5 | ns        | 3-1<br>3-10 |
| tplh<br>tphl | Propagation Delay TA = B to OA = B                       | 3.0<br>3.5                                                             | 4.5<br>5.0 | 6.5<br>7.0 | 3.0<br>3.5               | 8.5<br>9.0 | 3.0<br>3.5                                                       | 7.5<br>8.0 | ns        | 3-1<br>3-10 |


■ Test limits in screened columns are preliminary.

## **Applications**

## Ripple Expansion



## Parallel Expansion




#### Description

The 'F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines  $(S_0,\,S_1)$  to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HIGH, open-collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided to allow twos complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

- 8-Bit Bidirectional Register with Bus Oriented Input-Output
- Independent Serial Input-Output to Register
- Register Bus Comparator with 'Equal to' 'Greater than' and 'Less than' Outputs
- Cascadable in Groups of Eight Bits
- Open-collector Comparator Outputs for AND-Wired Expansion
- Twos Complement or Magnitude Compare



Ordering Code: See Section 6


|                    | Commercial Grade                                                                            | Military Grade                                                                              | Pkg  | ; mode,                                                                      |  |
|--------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------|------------------------------------------------------------------------------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ | Туре | ftuth ⊺able                                                                  |  |
| Plastic            | 1 1 10/1-10/1 > HO -                                                                        | AO H L H OA                                                                                 | 07   | TARESO                                                                       |  |
| DIP (P)            | 74F524PC                                                                                    | 10) HEVEN = (E) 10)                                                                         | 9Z   | HOLD Retains data in                                                         |  |
| Ceramic<br>DIP (D) | 74F524DC                                                                                    | 54F524DM                                                                                    | 4E   | READ — Read contents data bus data bus SHIFT — Allows sental a               |  |
| Flatpak<br>(F)     |                                                                                             | 54F524FM                                                                                    | 4D   | s tatise zwona — i fific<br>s floor prising clock<br>s on also deal — CAOJ . |  |

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                       | Description                            | s strached to the                     | 54F/74F (U.L.) |
|---------------------------------|----------------------------------------|---------------------------------------|----------------|
| S <sub>0</sub> , S <sub>1</sub> | Mode Select Inputs                     | o studing on the order of the order - | 0.5/0.375      |
| C/SI                            | Status Priority or Serial Data Input   | bled stockers held                    | 0.5/0.375      |
| CP Batt Vino                    | Clock Pulse Input (Active Rising Edge) | ani, (GT), loss                       | 0.5/0.375      |
| SE bluode solv                  | Status Enable Input (Active LOW)       | ata on the input                      | 0.5/0.375      |
| M bebsoza                       | Compare Mode Select Input              | Enable SE) igout                      | 0.5/0.375      |
| 1/00-1/07                       | Parallel Data Inputs or                | state: A mode                         | 1.25/0.375     |
|                                 | 3-State Parallel Data Outputs          | SCHOOL AS CHICAGO                     | 25/12.5        |
| C/SO                            | Status Priority or Serial Data Output  | -Ingestia a steadile-                 | 25/12.5        |
| LTIVE BYLTE                     | Register Less Than Bus Output          | HOMISSINOS                            | OC*/12.5       |
| EQ no siyo so                   | Register Equal Bus Output              |                                       | OC*/12.5       |
| GT                              | Register Greater Than Bus Output       |                                       | OC*/12.5       |

<sup>\*</sup>OC = Open Collector

#### Logic Symbol appl C nollogning C



Vcc = Pin 20 GND = Pin 10

#### **Functional Description**

The 'F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus  $I/O_0 - I/O_7$ . Serial data is entered from the C/SI input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occur on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals S<sub>0</sub> and S<sub>1</sub> according to the Select Truth Table. The 3-State parallel output buffers are enabled only in the Read mode.

#### Select Truth Table

| So | S <sub>1</sub> OPERATION |                                                          |  |  |  |  |
|----|--------------------------|----------------------------------------------------------|--|--|--|--|
| L  | L                        | HOLD — Retains data in shift register                    |  |  |  |  |
| L  | Н                        | READ — Read contents in register onto data bus           |  |  |  |  |
| Н  | L                        | SHIFT — Allows serial shifting on next rising clock edge |  |  |  |  |
| Н  | Н                        | LOAD - Load data on bus into register                    |  |  |  |  |

H = HIGH Voltage Level L = LOW Voltage Level

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, open-collector outputs indicate whether the contents held in the shift register are 'greater than', (GT), 'less than' (LT), or 'equal to' (EQ) the data on the input bus. A HIGH signal on the Status Enable (SE) input disables these outputs to the OFF state. A mode control input (M) allows selection between a straightforward magnitude compare or a comparison between twos complement numbers.

### **Number Representation Select Table**

| М | TOTAL RegISMOITARATION TOTAL |
|---|------------------------------|
| L | Magnitude compare            |
| Н | Twos complement compare      |

H = HIGH Voltage Level

For 'greater than' or 'less than' detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the 'greater than' and 'less than' outputs. The C/SO output will be forced HIGH if the 'equal to' status condition exists, otherwise C/SO will be held LOW. These facilities enable the 'F524 to be cascaded for word length greater than eight bits.

#### Status Truth Table (Hold Mode) Mode

| aut) | INPUTS |                                               |    |    | OUTPUTS |         |  |  |  |
|------|--------|-----------------------------------------------|----|----|---------|---------|--|--|--|
| SE   | C/SI   | Data Comparison                               | EQ | GT | LT:     | C/SO    |  |  |  |
| Н    | X      | X                                             | Н  | Н  | Н       | (1)     |  |  |  |
| L    | L      | OA - OH > 1/O0 - 1/O7                         | L  | Н  | Н       | L       |  |  |  |
| L    | L      | $O_A - O_H = I/O_0 - I/O_7$                   | Н  | Н  | H       | Н       |  |  |  |
| L    | L      | OA - OH < 1/O <sub>0</sub> - 1/O <sub>7</sub> | L  | н  | н       | L       |  |  |  |
| L    | Н      | OA - OH > 1/O0 - 1/O7                         | L  | Н  | L       | FDX.    |  |  |  |
| L    | Н      | $O_A - O_H = 1/O_0 - 1/O_7$                   | H  | L  | L       | Н       |  |  |  |
| L    | Н      | OA - OH < 1/O0 - 1/O7                         | L  | L  | Н       | oilesic |  |  |  |

1 = HIGH if data are equal, otherwise LOW

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Word length expansion (in groups of eight bits) can be achieved by connecting the C/SO output of the more significant byte to the C/SI input of the next less significant byte and also to its own SE input (see Figure a). The C/SI input of the most significant device is held HIGH while the SE input of the least significant device is held LOW. The corresponding status outputs are AND-wired together. In the case of twos complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the


4


data bus, then the EQ and LT outputs will be pulled LOW whereas the GT output will float HIGH. Also the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT outputs go LOW whereas LT output floats HIGH.

If an equality condition is detected in the most significant device, its C/SO output is forced HIGH.

This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving 'n' cascaded 'F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take  $35+6\,(n-2)$  ns.

Fig. a Cascading 'F524s for Comparing Longer Words





DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                                                 | 54F/74F                     | Units  | Conditions                                                                                                        |  |
|------------------------------------|---------------------------------------------------------------------------|-----------------------------|--------|-------------------------------------------------------------------------------------------------------------------|--|
|                                    | TA, Voc = TA, Vcc =                                                       | Min Typ Max                 | Oilits | Conditions                                                                                                        |  |
| In all                             | Input HIGH Current<br>Breakdown Test, I/O <sub>0</sub> - I/O <sub>7</sub> | VGC = 50 V<br>Rq QC = 50 pF | mA     | V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V                                                                    |  |
| Іон г-є                            | Output HIGH Current<br>GT, EQ, LT                                         | ear err or -100             | μΑ     | Vcc = Min, Vout = 4.5 V                                                                                           |  |
| lih + lozh                         | 3-State Output OFF<br>Current HIGH, I/O <sub>0</sub> - I/O <sub>7</sub>   | 0.8 8.8 0.4 70              | μΑ     | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V                                                                   |  |
| I <sub>IL</sub> + I <sub>OZL</sub> | 3-State Output OFF<br>Current LOW, I/O <sub>0</sub> - I/O <sub>7</sub>    | 81 85 87 600                | μΑ     | V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.5 V                                                                    |  |
| Icc 1-8                            | Power Supply Current                                                      | 128 3 180<br>0.8 S.8 3.8    | mA va  | S <sub>0</sub> , S <sub>1</sub> , SE, C/SI = 4.5 V<br>CP, I/O <sub>0</sub> - I/O <sub>7</sub> ,<br>Register = LOW |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

| 1-8              |                                | 710 17                            | 885         | 4F/74                                                        | Fox          | 5                        | 4F      | 7                              | 4F         | TD of M          | HAIL<br>HAIL |
|------------------|--------------------------------|-----------------------------------|-------------|--------------------------------------------------------------|--------------|--------------------------|---------|--------------------------------|------------|------------------|--------------|
| Symbol           | an                             | Parameter                         |             | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 V$<br>$C_L = 50 pF$ |              | TA, VCC = Mil CL = 50 pF |         | TA, VCC =<br>Com<br>CL = 50 pF |            | TJ at M<br>Units | Fig.         |
|                  |                                | a.ar a.a                          | Min         | Тур                                                          | Max          | Min                      | Max     | Min                            | Max        | So, St to        | tezh<br>tezh |
| f <sub>max</sub> | Maximu                         | m Shift Frequency                 | 50          | 75                                                           | 5.0          |                          |         | 50                             | eldszi     | MHz              | 3-1, 3-7     |
| tplH<br>tpHL     | Propaga<br>I/On to             | ation Delay<br>EQ                 | 9.5<br>6.0  | 16<br>9.4                                                    | 20<br>12     |                          |         | 9.5<br>6.0                     | 22.5<br>13 | So, St to        | terz         |
| tplH<br>tpHL     | Propaga<br>I/On to             | ation Delay<br>GT                 | 8.5<br>7.0  | 14.1<br>11.3                                                 | 18<br>14.5   | not 8                    | noilsei | 8.5<br>7.0                     | 19<br>15.5 | ns               | 3-1<br>3-10  |
| tplH<br>tpHL     | Propaga<br>I/O <sub>n</sub> to | ation Delay<br>LT                 | 7.0<br>6.0  | 11.7                                                         | 16<br>14     |                          |         | 7.0<br>6.0                     | 18<br>15   |                  |              |
| t <sub>PLH</sub> | Propaga<br>I/O <sub>n</sub> to | ation Delay<br>C/SO               | 9.0<br>6.0  | 15.2<br>10.4                                                 | 19.5<br>13   |                          |         | 9.0<br>6.0                     | 21.5       | ns               | 3-1<br>3-10  |
| tplH<br>tpHL     | Propaga<br>CP to E             | ation Delay<br>Q                  | 10.5<br>4.0 | 17.5<br>7.0                                                  | 22<br>9.0    |                          | WOL     | 10.5<br>3.5                    | 24.5       | Setup TI         | (h)<br>(k)   |
| tplH<br>tpHL     | Propaga<br>CP to G             | ation Delay<br>T                  | 10<br>9.0   | 16.5<br>15.3                                                 | 21<br>20     |                          | WO      | 10<br>9.0                      | 22 21.5    | ns               | 3-1<br>3-7   |
| tplH<br>tpHL     | Propaga<br>CP to L             | ation Delay<br>T                  | 9.0<br>6.0  | 15.5<br>9.6                                                  | 19.5<br>12.5 |                          | WOL     | 9.0<br>6.0                     | 21<br>13.5 | Setup Til        | (H) d        |
| tpLH             | , ,                            | ation Delay<br>//SO (Compare)     | 8.5         | 14.5                                                         | 18.5         |                          | WO.     | 8.5                            | 21.5       | ns O             | 3-1          |
| tplH<br>tpHL     |                                | ation Delay<br>VSO (Serial Shift) | 5.0<br>5.0  | 8.3<br>7.6                                                   | 10.5<br>10   |                          | WO      | 5.0<br>5.0                     | 11.5       | Hold Tim         | bloH (H) d   |
| tplH tpHL        | Propaga<br>C/SI to             | ation Delay<br>GT                 | 9.0<br>3.5  | 14.9<br>6.5                                                  | 19<br>8.5    |                          | 116     | 9.0<br>3.0                     | 20<br>9.5  | Olock Pu         | (H) w        |
| tplH<br>tpHL     | Propaga<br>C/SI to             | ation Delay<br>LT                 | 8.0<br>4.0  | 13.5<br>6.5                                                  | 17<br>8.5    |                          |         | 8.0<br>4.0                     | 18<br>9.5  | 115              | 3-3          |

AC Characteristics (Cont'd): See Section 3 for waveforms and load configurations (Cont'd): See Section 3 for waveforms and load configurations


| allineon Condition                                                        |                                                                                                                                                                                                                                                                                      | 5                                                                                                                                                                                                                                                                                             | 4F/74        | F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 4F                                             | 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 4F                                                         |                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|--------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                           | dax                                                                                                                                                                                                                                                                                  | Vcc                                                                                                                                                                                                                                                                                           | ; = +5       | 0 V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | N                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | /lil                                           | C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | om                                                         | Units                                                  | Fig.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|                                                                           |                                                                                                                                                                                                                                                                                      | Min                                                                                                                                                                                                                                                                                           | Тур          | Max                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Min                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Max                                            | Min                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Max                                                        | duello C                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Propagation Delay<br>S <sub>0</sub> , S <sub>1</sub> to C/SO              | ig 901                                                                                                                                                                                                                                                                               | 7.0<br>6.0                                                                                                                                                                                                                                                                                    | 11.3<br>9.3  | 14.5<br>12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 7.0<br>6.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 15.5<br>13                                                 | ns                                                     | 3-1<br>3-10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Propagation Delay<br>SE to EQ                                             | ц 01                                                                                                                                                                                                                                                                                 | 4.0<br>2.5                                                                                                                                                                                                                                                                                    | 6.3<br>4.6   | 8.0<br>6.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 10)                                            | 4.0<br>2.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 9.0<br>6.5                                                 | Inenuo                                                 | 3-1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Propagation Delay<br>SE to GT                                             | 4 668                                                                                                                                                                                                                                                                                | 7.5<br>3.5                                                                                                                                                                                                                                                                                    | 12.5<br>6.5  | 16<br>8.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 40                                             | 7.5<br>3.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 17<br>9.0                                                  | Current                                                | 3-4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Propagation Delay SE to LT                                                | m 981                                                                                                                                                                                                                                                                                | 5.0<br>3.5                                                                                                                                                                                                                                                                                    | 8.5<br>6.2   | 11<br>8.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 5.0<br>3.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 9.0                                                        | ns ns                                                  | 3-1 00<br>3-4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Propagation Delay<br>C/SI to C/SO                                         |                                                                                                                                                                                                                                                                                      | 4.5<br>4.0                                                                                                                                                                                                                                                                                    | 7.4<br>7.3   | 9.5<br>9.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 4.5<br>4.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 10.5<br>10.5                                               | ns                                                     | 3-1<br>3-4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Propagation Delay<br>M to GT                                              | 948                                                                                                                                                                                                                                                                                  | 8.0<br>7.0                                                                                                                                                                                                                                                                                    | 13.4<br>12.1 | 17<br>15.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 8.0<br>7.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 18<br>17                                                   | ns                                                     | 3-1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Propagation Delay<br>M to LT                                              | TA, Vec =                                                                                                                                                                                                                                                                            | 8.5<br>5.5                                                                                                                                                                                                                                                                                    | 14.4<br>9.4  | 19<br>12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 8.5<br>5.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 21<br>13                                                   |                                                        | 3-10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Output Enable Time<br>S <sub>0</sub> , S <sub>1</sub> to I/O <sub>n</sub> | Min Max                                                                                                                                                                                                                                                                              | 6.0<br>6.5                                                                                                                                                                                                                                                                                    | 10.1<br>11.2 | 13<br>14.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                | 6.0<br>6.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 14<br>15.5                                                 | ns                                                     | 3-1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Output Disable Time<br>So, S <sub>1</sub> to I/O <sub>n</sub>             |                                                                                                                                                                                                                                                                                      | 5.0<br>5.5                                                                                                                                                                                                                                                                                    | 7.9<br>9.6   | 10<br>12.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Yon                                            | 5.0<br>5.5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 11<br>13.5                                                 | Maximun<br>Propagat                                    | 3-12<br>3-13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|                                                                           | Propagation Delay So, S1 to C/SO Propagation Delay SE to EQ Propagation Delay SE to GT Propagation Delay SE to LT Propagation Delay C/SI to C/SO Propagation Delay M to GT Propagation Delay M to GT Propagation Delay M to LT Output Enable Time So, S1 to I/On Output Disable Time | Propagation Delay So, S1 to C/SO  Propagation Delay SE to EQ  Propagation Delay SE to GT  Propagation Delay SE to LT  Propagation Delay C/SI to C/SO  Propagation Delay M to GT  Propagation Delay M to GT  Propagation Delay M to LT  Output Enable Time So, S1 to I/On  Output Disable Time | Parameter    | Parameter         T <sub>A</sub> = +25<br>V <sub>CC</sub> = +5<br>C <sub>L</sub> = 50           Min         Typ           Propagation Delay<br>SE to C/SO         7.0         11.3           Propagation Delay<br>SE to EQ         4.0         6.3           Propagation Delay<br>SE to GT         7.5         12.5           Propagation Delay<br>SE to LT         5.0         8.5           Propagation Delay<br>SE to LT         4.5         7.4           Propagation Delay<br>C/SI to C/SO         4.0         7.3           Propagation Delay<br>M to GT         8.0         13.4           Propagation Delay<br>M to LT         8.5         14.4           Output Enable Time<br>So, S1 to I/On         6.0         10.1           Output Disable Time         5.0         7.9 | TA = +25° C, VCC = +5.0 V CL = 50 pF           Min         Typ         Max           Propagation Delay SE to EQ         7.0 11.3 14.5 6.0 9.3 12           Propagation Delay SE to EQ         4.0 6.3 8.0 2.5 4.6 6.0           Propagation Delay SE to GT         7.5 12.5 16 8.0           Propagation Delay SE to LT         5.0 8.5 11 3.5 6.2 8.0           Propagation Delay C/SI to C/SO         4.5 7.4 9.5 6.2 8.0           Propagation Delay M to GT         8.0 13.4 17 7.0 12.1 15.5           Propagation Delay M to GT         8.5 14.4 19 5.5 9.4 12           Output Enable Time So, S1 to I/On         6.0 10.1 13 6.5 11.2 14.5           Output Disable Time         5.0 7.9 10 | Ta = +25°C,   Vac = +5.0 V   CL = 50 pF   CL = | TA = +25°C, VCC = +5.0 V CL = 50 pF       TA, VCC = Mill VCL = 50 pF         Parameter       TA = +25°C, VCC = +5.0 V Mill CL = 50 pF         VCL = 50 pF       Min Typ Max       Min Max         Propagation Delay       7.0 11.3 14.5 6.0 9.3 12         Propagation Delay       4.0 6.3 8.0 2.5 4.6 6.0         Propagation Delay       7.5 12.5 16 6.0 8.0         SE to GT       3.5 6.5 8.0         Propagation Delay       5.0 8.5 11 3.5 6.2 8.0         Propagation Delay       4.5 7.4 9.5 6.2 8.0         C/SI to C/SO       4.0 7.3 9.5         Propagation Delay       8.0 13.4 17 7.0 12.1 15.5         Propagation Delay M to GT       8.5 14.4 19 5.5 9.4 12         Output Enable Time So, S1 to I/On       6.0 10.1 13 5.5 11.2 14.5         Output Disable Time       5.0 7.9 10 | TA = +25° C,   VCC = +5.0 V   Mil   Cl   CL = 50 pF   CL = | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | TA = +25° C, VCC = +5.0 V CL = 50 pF         TA, VCC = Mill Com CL = 50 pF         CL = 50 pF         Units           Propagation Delay SE to EQ         7.0 11.3 14.5 (0.0 13)         TA, VCC = Mill Comm CL = 50 pF         Units           Propagation Delay SE to EQ         7.0 11.3 14.5 (0.0 13)         7.0 15.5 (0.0 13)         ns           Propagation Delay SE to EQ         4.0 6.3 8.0 (0.0 2.5 6.5 (0.0 13)         4.0 9.0 (0.0 2.5 6.5 (0.0 13)         ns           Propagation Delay SE to GT         7.5 12.5 16 (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12) (0.0 12 |

## AC Operating Requirements: See Section 3 for waveforms

|                                                                            | 7.0 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 54F/74F                                             | 54F                                | 74F                                    | Propagal                     | нач                  |              |
|----------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|------------------------------------|----------------------------------------|------------------------------|----------------------|--------------|
| Symbol                                                                     | Parameter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | TA, VCC =                              | Units                        | Fig.                 |              |
| 3-10                                                                       | 8.0 14 ns.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Min Typ Max                                         | Min Max                            | Min Max                                | J/On to C                    |                      |              |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)                                   | Setup Time, HIGH or LOW I/On to CP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5.0<br>5.0                                          |                                    | 5.0<br>5.0                             | 16089019<br>03 01 90<br>ns   | 849<br>3491<br>3-5   |              |
| t <sub>h</sub> (H) Hold Time,<br>t <sub>h</sub> (L) I/O <sub>n</sub> to CP | The same of the sa | Hold Time, HIGH or LOW I/On to CP                   | 10 16.5 01                         |                                        | 0 190 100                    | Propagat<br>CP to GT | IPHL<br>IPHL |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)                                   | Setup Time, HIGH or LOW<br>So, S1 to CP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 10 0.8 0.8<br>10 0.8 0.8                            |                                    | 10<br>10                               | ns                           | 3-5                  |              |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L)                                   | Setup Time, HIGH or LOW<br>C/SI to CP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 5.0<br>7.0                                          |                                    | 5.0<br>7.0                             | 150,890.19<br>NO 61 90<br>ns | H_/Sf<br>3-5         |              |
| th (H)<br>th (L)                                                           | Hold Time, HIGH or LOW<br>C/SI to CP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0 0 0 0 0 0 0                                       | (fil)                              | 0 10 10 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Propagast                    | Had                  |              |
| tw (H)                                                                     | Clock Pulse Width HIGH                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 4.0                                                 |                                    | 4.0 sleQ no                            | ns                           | 3-7                  |              |
| 170                                                                        | an 6.6 0.0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 100 00 00                                           | The second                         |                                        | G. 01-15010-1                | 30.87                |              |

# 54F/74F533

Octal Transparent Latch (With 3-State Outputs) Connection Diagram



#### Description


The 'F533 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high-impedance state. The 'F533 is the same as the 'F373, except that the outputs are inverted. For description and logic diagram please see the 'F373 data sheet.

Logic Symbol

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

Ordering Code: See Section 6

|                    | Commercial Grade                                                                            | Military Grade                                                                              | Pkg  |  |
|--------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ | Туре |  |
| Plastic E          | 74F533PC                                                                                    | 8.0 3.0                                                                                     | 9Z   |  |
| Ceramic<br>DIP (D) | 74F533DC                                                                                    | 54F533DM                                                                                    | 4E   |  |
| Flatpak<br>(F)     |                                                                                             | 54F533FM                                                                                    | 4D   |  |



8 13 14 17 18

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|----------------------------------|-----------------------------------|
| Do - D7                           | Data Inputs                      | 0.5/0.375                         |
| LE                                | Latch Enable Input (Active HIGH) | 0.5/0.375                         |
| OE                                | Output Enable Input (Active LOW) | 0.5/0.375                         |
| $\overline{O}_0 - \overline{O}_7$ | Complementary 3-State Outputs    | 25/12.5                           |

| Symbol | Parameter            | 347//47 |     |     | Units | Conditions                                                                  |  |
|--------|----------------------|---------|-----|-----|-------|-----------------------------------------------------------------------------|--|
| Cymbol | T didnioto.          | Min     | Тур | Max | HUIS. | ocial Trainsparent i                                                        |  |
| lccz   | Power Supply Current |         | 41  | 61  | mA    | V <sub>CC</sub> = Max, $\overline{OE}$ = 4.5 V<br>D <sub>n</sub> , LE = Gnd |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

|              | 7,5                           |            | 54F/74                    | F          | 5          | 4F                                 | 74                                                               | 4F         |       |                   |
|--------------|-------------------------------|------------|---------------------------|------------|------------|------------------------------------|------------------------------------------------------------------|------------|-------|-------------------|
| Symbol       | Parameter                     | Vo         | C = +25 $C = +5$ $C = 50$ | .0 V       | ٨          | / <sub>CC</sub> =<br>//il<br>50 pF | T <sub>A</sub> , V <sub>CC</sub> = Com<br>C <sub>L</sub> = 50 pF |            | Units | Fig.<br>No.       |
|              | 200                           | Min        | Тур                       | Max        | Min        | Max                                | Min                                                              | Max        |       |                   |
| tPLH<br>tPHL | Propagation Delay             | 4.0<br>3.0 | 6.9<br>5.2                | 9.0<br>7.0 | 4.0<br>3.0 | 12<br>9.0                          | 4.0<br>3.0                                                       | 10<br>8.0  | ns    | 3-1<br>3-3        |
| tplH<br>tpHL | Propagation Delay<br>LE to On | 5.0<br>3.0 | 8.5<br>5.6                | 11<br>7.0  | 5.0<br>3.0 | 14<br>9.0                          | 5.0<br>3.0                                                       | 13<br>8.0  | ns    | 3-1<br>3-7        |
| tpzh<br>tpzL | Output Enable Time            | 2.0<br>2.0 | 7.7<br>5.1                | 10<br>6.5  | 2.0        | 12.5<br>9.0                        | 2.0                                                              | 11<br>7.5  | ns    | 3-1, 3-12<br>3-13 |
| tPHZ<br>tPLZ | Output Disable Time           | 2.0<br>2.0 | 4.7                       | 6.0        | 2.0        | 8.5<br>7.5                         | 2.0                                                              | 7.0<br>6.5 | ns    | 3-1, 3-12<br>3-13 |

### AC Operating Requirements: See Section 3 for waveforms

|                                          |                                  | 54F/74F                                           | 54F                                | 74F                                    | rol stepts | Fig. |
|------------------------------------------|----------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|------------|------|
| Symbol                                   | Parameter Parameter              | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units      |      |
|                                          | 0.0.0.0.0                        | Min Typ Max                                       | Min Max                            | Min Max                                |            |      |
| t <sub>s</sub> (H)                       | Setup Time, HIGH or LOW Dn to LE | 2.0                                               | 2.0                                | 2.0                                    | - gons     | 3-15 |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or LOW           | 3.0<br>3.0                                        | 3.0<br>3.0                         | 3.0                                    | ns         | 3-15 |
| tw (H)                                   | LE Pulse Width HIGH              | 6.0                                               | 6.0                                | 6.0                                    | ns         | 3-7  |

 Appet Loading/Fan-Out: See Seption 3 for U.L. definitions
 Set/TeF (U.L.)

 Min Names
 Description
 HIGH/LOW

 30 - Dr
 Data Inputs
 0.5/0.375

 Latch Enable Input (Active HIGH)
 0.5/0.375

 0E
 Output Enable Input (Active LOW)
 0.5/0.375

 00 - Or
 Complementary 8-State Outputs
 26/12.5

## 4

# 54F/74F534

Octal D-Type Flip-Flop (With 3-State Outputs)

#### 20 Vcc 19 O<sub>7</sub> 00 2 18 D7 Do 3 17 D<sub>6</sub> D1 4 01 5 16 O<sub>6</sub> 15 Ō5 14 D<sub>5</sub> D2 7 13 D<sub>4</sub> D3 8 12 Ō4 03 9 11 CP GND 10

Connection Diagram

## Description


The 'F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

Ordering Code: See Section 6

|                    | Commercial Grade                                                                          | Military Grade                                                                                          | Pkg  |  |
|--------------------|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F534PC                                                                                  |                                                                                                         | 9Z   |  |
| Ceramic<br>DIP (D) | 74F534DC                                                                                  | 54F534DM                                                                                                | 4E   |  |
| Flatpak<br>(F)     |                                                                                           | 54F534FM                                                                                                | 4D   |  |

Logic Symbol



V<sub>CC</sub> = Pin 20 GND = Pin 10


## Input Loading/Fan-Out: See Section 3 for U.L. definitons

| Pin Names                         | Description                              | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|------------------------------------------|-----------------------------------|
| D <sub>0</sub> - D <sub>7</sub>   | Data Inputs                              | 0.5/0.375                         |
| CP                                | Clock Pulse Input (Active Rising Edge)   | 0.5/0.375                         |
| OE                                | 3-State Output Enable Input (Active LOW) | 0.5/0.375                         |
| $\overline{O}_0 - \overline{O}_7$ | Complementary 3-State Outputs            | 25/12.5                           |

#### Functional Description

The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

| ositive Edge-tripgered Cloc<br>Rputs for Bus Oriented App<br>der See Section 6 |  |  |
|--------------------------------------------------------------------------------|--|--|
|                                                                                |  |  |
|                                                                                |  |  |
|                                                                                |  |  |
|                                                                                |  |  |
|                                                                                |  |  |

|  | SAF/7AF (U.L.)<br>HIGH/LOW |
|--|----------------------------|
|  |                            |

## DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter                                 |     | 54F/74F |     | Units | Conditions                                   |  |  |  |
|--------|-------------------------------------------|-----|---------|-----|-------|----------------------------------------------|--|--|--|
|        | Turumeter                                 | Min | Тур     | Max |       | 1950350 01-10                                |  |  |  |
| lccz   | Power Supply Current<br>(All Outputs OFF) |     | 55      | 86  | mA    | $\frac{V_{CC} = Max, D_n = Gnd}{OE = 4.5 V}$ |  |  |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

|                  | isternines original           | a Jugns           | 54F/74                | E vine      | 5   | 4F                     | 9y7        | 4F                         | is studied<br>a HOIH a | of bos students  of the fig. 1000  in No. 1000  bets of WO. |
|------------------|-------------------------------|-------------------|-----------------------|-------------|-----|------------------------|------------|----------------------------|------------------------|-------------------------------------------------------------|
| Symbol           | Parameter                     | Vc                | = +25 $c = +5$ $= 50$ | 0.0 V       | ٨   | /cc =<br>//ii<br>50 pF | C          | V <sub>CC</sub> = om 50 pF |                        |                                                             |
|                  | Its eaus                      | Min               | Тур                   | Max         | Min | Max                    | Min        | Max                        | enamevs<br>or inverte  |                                                             |
| f <sub>max</sub> | Maximum Clock Frequency       | 100 9 orb as vins |                       |             | 60  |                        | 70 8 9/10  |                            | MHz                    | 3-1, 3-7                                                    |
| tPLH STEE        | Propagation Delay<br>CP to On | 4.0<br>4.0        | 6.5<br>6.5            | 8.5<br>8.5  | 4.0 | 10.5<br>11             | 4.0<br>4.0 | 10                         | ns<br>88 888 88        | 3-1<br>3-7                                                  |
| tpzh<br>tpzL     | Output Enable Time            | 2.0               | 9.0<br>5.8            | 11.5<br>7.5 | 2.0 | 14<br>10               | 2.0        | 12.5                       | Comm                   | 3-1<br>3-12                                                 |
| t <sub>PHZ</sub> | Output Disable Time           | 2.0               | 5.3<br>4.3            | 7.0<br>5.5  | 2.0 | 8.0<br>7.5             | 2.0        | 8.0<br>6.5                 | ns<br>I= AT            | 3-13                                                        |

## AC Operating Requirements: See Section 3 for waveforms


|                                          |                                     | 54F/74F                                            | 54F        | 74F                                    | Units | Fig. No.   |
|------------------------------------------|-------------------------------------|----------------------------------------------------|------------|----------------------------------------|-------|------------|
| Symbol                                   | Parameter                           | $T_A = +25^{\circ}C,$<br>$V_{CC} = +5.0 \text{ V}$ | TA, VCC =  | T <sub>A</sub> , V <sub>CC</sub> = Com |       |            |
|                                          |                                     | Min Typ Max                                        | Min Max    | Min Max                                |       |            |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>Dn to CP | 2.0 anothnile<br>2.0                               | 2.5        | 2.0                                    | ns    | 3-5        |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or LOW<br>Dn to CP  | 2.0<br>2.0                                         | 2.0 2.5    | 2.0                                    | bA I  | 89.9391 MA |
| t <sub>w</sub> (H) t <sub>w</sub> (L)    | CP Pulse Width, HIGH or LOW         | 7.0<br>6.0                                         | 7.0<br>6.0 | 7.0<br>6.0                             | ns ns | 3-7        |

■ Test limits in screened columns are preliminary.



#### Description

The 'F537 is a one-of-ten decoder/demultiplexer with four active-HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active LOW or active HIGH. The 'F537 has 3-state outputs, and a HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces all outputs to the high-impedance state. Two input enables, active-HIGH E2 and active-LOW  $\overline{E}_1$ , are available for demultiplexing data to the selected output in either non-inverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the P input).




## Ordering Code: See Section 6

| 1-6                | Commercial Grade                                                                          | Military Grade                                                                                        | Pkg  |  |
|--------------------|-------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F537PC                                                                                  |                                                                                                       | 9Z   |  |
| Ceramic<br>DIP (D) | 74F537DC                                                                                  | 54F537DM                                                                                              | 4E   |  |
| Flatpak<br>(F)     | Ta Vcc.=                                                                                  | 54F537FM                                                                                              | 4D   |  |

## Input Loading/Fan-Out: See Section 3 for U.L. definitions


| Pin Names                                  | Description                                                             |     | 54F/74F (U.L.)                    |
|--------------------------------------------|-------------------------------------------------------------------------|-----|-----------------------------------|
| A0 - A3                                    | Address Inputs                                                          | 2.0 | 0.5/0.375                         |
| E <sub>1</sub><br>E <sub>2</sub><br>OE     | Enable Input (Active LOW) Enable Input (Active HIGH)                    |     | 0.5/0.375<br>0.5/0.375            |
| OE<br>P<br>O <sub>0</sub> - O <sub>9</sub> | Output Enable Input (Active LOW) Polarity Control Input 3-State Outputs |     | 0.5/0.375<br>0.5/0.375<br>25/12.5 |

#### **Logic Symbol**



V<sub>CC</sub> = Pin 20 GND = Pin 10

|                                                               | OE               | $\overline{E}_1$ | E <sub>2</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub>   | 00           | 01          | 02          | О3          | 04          | O <sub>5</sub>   | 06          | 07          | 08          | 09          |                          |
|---------------------------------------------------------------|------------------|------------------|----------------|----------------|----------------|----------------|------------------|--------------|-------------|-------------|-------------|-------------|------------------|-------------|-------------|-------------|-------------|--------------------------|
| High Impedance                                                | Н                | X                | X              | X              | X              | X              | X                | Z            | Z           | Z           | Z           | Z           | Z                | Z           | Z           | Z           | Z           |                          |
| Disable                                                       | L                | H                | X              | X              | X              | X              | X                |              |             | C           | utpu        | ts Ed       | qual l           | P Inp       | ut          |             |             |                          |
|                                                               | LLLL             |                  | HHHH           | L<br>L<br>L    | 7777           | L<br>H<br>H    | L<br>H<br>L<br>H | HLLL         | LHLL        | L<br>H<br>L | L<br>L<br>H | L           | L<br>L<br>L      | LLLL        | L<br>L<br>L |             | L<br>L<br>L | -4-1                     |
| Active-HIGH<br>Output<br>(P = L)                              | L<br>L<br>L<br>L |                  | HHHH           | L L L L        | HILL           | L<br>H<br>H    | L<br>H<br>L<br>H |              |             |             | L<br>L<br>L | HLLL        | L<br>H<br>L<br>L | LLHL        | LLLH        | L<br>L<br>L |             | ~\-\-\-\-\-\             |
|                                                               | L<br>L<br>L      | L<br>L<br>L      | H<br>H<br>H    | HHHH           | L<br>X<br>H    | L<br>H<br>X    | L<br>H<br>X      | L<br>L<br>L  | L<br>L<br>L |             | L<br>L<br>L | L<br>L<br>L | L<br>L<br>L      | L<br>L<br>L | L           | HLLL        | L<br>H<br>L | <b>-&lt;</b> }- ⊓        |
| tenilse of been ed to                                         | L<br>L<br>L      | L<br>L<br>L      | HHHH           | L<br>L<br>L    | L<br>L<br>L    | L<br>H<br>H    | H                | ГПП          | H<br>H<br>H | HHLH        | HHHL        | TITI        | 1 1 1 1          | TTTT        | пнн         | нин         | 1111        | tease note teopagation d |
| Active-LOW<br>Output<br>(P = H)                               | LLL              | L<br>L<br>L      | H<br>H<br>H    | L<br>L<br>L    | TITI           | LLHH           | L<br>H<br>L<br>H | TITI         | HHHH        | 1 1 1       | HHHH        | LITI        | HLHH             | HHLH        | HHHL        | 1 1 1       | H<br>H<br>H | Sympol                   |
|                                                               | A                | L<br>L<br>L      | H<br>H<br>H    | 1111           | L<br>X<br>H    | L<br>H<br>X    | L<br>H<br>X      | ннн          | H<br>H<br>H | ннн         | H H H       | HHHH        | HHHH             | 1111        | H H H       | L<br>H<br>H | HLHH        | sao<br>L                 |
| H = HIGH Voltage Lev<br>L = LOW Voltage Lev<br>X = Immaterial | vel              | 90<br>00V        | Y              |                | SAF            |                | .0               | TATY<br>TEST | SAR<br>= Al |             |             |             |                  |             |             |             | 0.10        | AC Charac                |
| Z = High Impedance                                            |                  |                  |                |                |                |                |                  |              |             |             |             |             |                  |             |             |             |             |                          |
|                                                               |                  |                  |                |                |                |                |                  |              | - 0         |             |             |             |                  |             |             |             |             | H.19<br>JH9              |
|                                                               |                  |                  |                |                |                |                |                  |              |             |             |             |             |                  |             |             |             |             |                          |
|                                                               |                  |                  |                |                |                |                |                  |              |             |             |             |             |                  |             |             |             |             |                          |



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            | 54F/74F     | Units | Conditions tuqtuO                                                            |  |  |
|--------|----------------------|-------------|-------|------------------------------------------------------------------------------|--|--|
|        | HHHJHHH              | Min Typ Max | H     |                                                                              |  |  |
| lccz   | Power Supply Current | 44 66       | mA    | $A_0 - A_3$ , $\overline{E}_1 = Gnd$<br>$\overline{OE}$ , $E_2$ , $P = HIGH$ |  |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                                       |            | 54F/74                  | F          | 5                        | 4F  | 74                                                     | 4F         | offage Level<br>Itage Level |             |
|------------------|-------------------------------------------------------|------------|-------------------------|------------|--------------------------|-----|--------------------------------------------------------|------------|-----------------------------|-------------|
| Symbol           | Parameter                                             | Vc         | = +25 $C = +5$ $C = 50$ | .0 V       | TA, VCC = Mil CL = 50 pF |     | TA, V <sub>CC</sub> =<br>Com<br>C <sub>L</sub> = 50 pF |            | ial<br>pedance              | X = Immate  |
|                  |                                                       | Min        | Тур                     | Max        | Min                      | Max | Min                                                    | Max        |                             |             |
| tplH<br>tpHL     | Propagation Delay An to On                            | 6.0<br>4.0 | 11<br>7.5               | 16<br>11   |                          |     | 6.0<br>4.0                                             | 17<br>12   | ns                          | 3-1         |
| tplH<br>tpHL     | Propagation Delay<br>E <sub>1</sub> to O <sub>n</sub> | 5.0<br>4.0 | 8.5<br>6.5              | 12<br>9.0  |                          |     | 5.0<br>4.0                                             | 13<br>10   | 110                         | 3-10        |
| tplH<br>tpHL     | Propagation Delay<br>E <sub>2</sub> to O <sub>n</sub> | 6.0<br>5.0 | 11<br>10                | 16<br>14   |                          |     | 6.0<br>5.0                                             | 17<br>15   | ns                          | 3-1         |
| tplH<br>tpHL     | Propagation Delay<br>P to On                          | 6.0<br>6.0 | 11.5                    | 16<br>16   |                          |     | 6.0<br>6.0                                             | 17<br>17   | 115                         | 3-10        |
| tpzh<br>tpzL     | Output Enable Time OE to On                           | 3.0<br>5.0 | 5.5<br>9.0              | 8.0        |                          |     | 3.0<br>5.0                                             | 9.0<br>14  | ns                          | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time OE to On                          | 2.0<br>3.0 | 4.0<br>5.0              | 6.0<br>7.0 |                          |     | 2.0                                                    | 7.0<br>8.0 | 115                         | 3-13        |

## Connection Diagram 54F/74F538 1-of-8 Decoder (With 3-State Outputs) 20 VCC 19 O<sub>3</sub> 18 04 17 A2 OE1 4 16 E<sub>1</sub> OE<sub>2</sub> 5 15 E<sub>2</sub> 14 E<sub>3</sub> 13 E<sub>4</sub> 05 8 Description 12 P 06 9 The 'F538 decoder/demultiplexer accepts three Address (A<sub>0</sub> - A<sub>2</sub>) input signals 11 07 and decodes them to select one of eight mutually exclusive outputs. A polarity GND 10 control input (P) determines whether the outputs are active LOW or active HIGH. A HIGH signal on either of the active-LOW Output Enable (OE) inputs forces all outputs to the high-impedance state. Two active-HIGH and two active-LOW input enables are available for easy expansion to 1-of-32 decoding with four packages, or for data demultiplexing to one-of-eight or one-of-16 Logic Symbol destinations. Output Polarity Control Data Demultiplexing Capability Multiple Enables for Expansion • 3-State Outputs Ordering Code: See Section 6 O OE1 O OE2 00 01 02 03 04 05 06 07

|                    | Commercial Grade                                                                           | Military Grade                                                                                          | Pkg  |  |
|--------------------|--------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F538PC                                                                                   |                                                                                                         | 9Z   |  |
| Ceramic<br>DIP (D) | 74F538DC                                                                                   | 54F538DM                                                                                                | 4E   |  |
| Flatpak<br>(F)     |                                                                                            | 54F538FM                                                                                                | 4D   |  |

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                       | 54F/74F (U.L.)<br>HIGH/LOW |  |  |
|-----------------------------------|-----------------------------------|----------------------------|--|--|
| A <sub>0</sub> – A <sub>2</sub>   | Address Inputs                    | 0.5/0.375                  |  |  |
| E <sub>1</sub> , E <sub>2</sub>   | Enable Inputs (Active LOW)        | 0.5/0.375                  |  |  |
| E <sub>3</sub> , E <sub>4</sub>   | Enable Inputs (Active HIGH)       | 0.5/0.375                  |  |  |
| P                                 | Polarity Control Input            | 0.5/0.375                  |  |  |
| OE <sub>1</sub> , OE <sub>2</sub> | Output Enable Inputs (Active LOW) | 0.5/0.375                  |  |  |
| O <sub>0</sub> - O <sub>7</sub>   | 3-State Outputs                   | 25/12.5                    |  |  |

V<sub>CC</sub> = Pin 20 GND = Pin 10

| -   |    | -  |    |    |
|-----|----|----|----|----|
| Tru | th | 18 | ıD | ıe |

| FUNCTION              |                 |                 |                | 11                  | NPUT             | S                |                |                |                  |         |             |                | OUT         | PUTS        | 3              |             |             |
|-----------------------|-----------------|-----------------|----------------|---------------------|------------------|------------------|----------------|----------------|------------------|---------|-------------|----------------|-------------|-------------|----------------|-------------|-------------|
| TONOTION              | OE <sub>1</sub> | OE <sub>2</sub> | E <sub>1</sub> | E <sub>2</sub>      | E <sub>3</sub>   | E <sub>4</sub>   | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub>   | 00      | 01          | O <sub>2</sub> | О3          | 04          | O <sub>5</sub> | 06          | 07          |
| High Impedance        | H               | Х               | X              | X                   | X                | X                | X              | X              | X                | Z<br>Z  | Z<br>Z      | Z<br>Z         | Z<br>Z      | Z<br>Z      | Z<br>Z         | Z<br>Z      | Z<br>Z      |
| Disable               | L<br>L<br>L     | L L L           | H<br>X<br>X    | X<br>H<br>X<br>X    | X<br>X<br>L<br>X | X<br>X<br>X<br>L | X<br>X<br>X    | X<br>X<br>X    | X<br>X<br>X      |         | С           | utpu           | ts Ed       | qual I      | P Inp          | ut          |             |
| Active-HIGH<br>Output | L<br>L<br>L     |                 | L<br>L<br>L    | L<br>L<br>L         | ннн              | ннн              | L<br>L<br>L    | L<br>H<br>H    | L<br>H<br>L      | HLLL    | L<br>H<br>L | L<br>H<br>L    | L<br>L<br>H | L<br>L<br>L | L<br>L<br>L    | L<br>L<br>L | L<br>L<br>L |
| (P = L)               | L<br>L<br>L     | LLLL            | L<br>L<br>L    | L<br>VILO<br>L<br>L | TITI             | TITI             | 1111           | LHH            | L<br>H<br>L<br>H | L       | L           | L<br>L<br>L    | L<br>L<br>L | H<br>L<br>L | L<br>H<br>L    | L<br>H<br>L | LLLH        |
| Active-LOW<br>Output  | L               | L<br>L<br>L     | L L L          | L<br>L              | 1111             | TITI             | L<br>L<br>L    | LHH            | L<br>H<br>L<br>H | ГТТТ    | HLHH        | HHLH           | HHL         | нин         | H H H          | ннн         | HHHH        |
| (P = H)               | LLLL            | L<br>L<br>L     | L<br>L<br>L    | L<br>L<br>L         | H H H            | HHHH             | H H H H        | L<br>H<br>H    | L<br>H<br>L<br>H | H H H H | H H H H     | H H H H        | ннн         | LHHH        | HLHH           | HHLH        | HHL         |


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter            | 54F/74F     | Units | Conditions                                                                        |  |  |
|--------|----------------------|-------------|-------|-----------------------------------------------------------------------------------|--|--|
|        | BA (                 | Min Typ Max | 00    |                                                                                   |  |  |
| lccz   | Power Supply Current | 37 56       | mA    | $A_0 - A_2$ , $E_1$ , $E_2 = Gnd$<br>$OE_1$ , $OE_2$ , $E_3$ , $E_4$ , $P = HIGH$ |  |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

|                  | S4F/24F (U.L.                                                           |            | 54F/74          | F          | 54F                               | 7                             | 4F         |         |             |
|------------------|-------------------------------------------------------------------------|------------|-----------------|------------|-----------------------------------|-------------------------------|------------|---------|-------------|
|                  | MOJAHOIH                                                                |            | = +25           |            | TA, VCC =                         |                               | /cc =      |         | emeki niq   |
| Symbol           | Parameter Parameter                                                     |            | c = +5 $c = 50$ |            | Mil<br>C <sub>L</sub> = 50 pF     | Com<br>C <sub>L</sub> = 50 pF |            | Units   | Fig.<br>No. |
|                  | 0.670.375                                                               | Min        | Тур             | Max        | Min Max                           | Min                           | Max        |         | E. E.       |
| tplH<br>tpHL     | Propagation Delay<br>A <sub>n</sub> to O <sub>n</sub>                   | 6.0<br>4.0 | 11<br>7.5       | 16<br>11   | ripors (Acuv<br>Inputs<br>Subside | 6.0<br>4.0                    | 17<br>12   | ns      | 3-1         |
| tpLH<br>tpHL     | Propagation Delay<br>E <sub>1</sub> or E <sub>2</sub> to O <sub>n</sub> | 5.0<br>4.0 | 8.5<br>6.5      | 12<br>9.0  | Subputs                           | 5.0<br>4.0                    | 13<br>10   | ie      | 3-10        |
| tplH<br>tpHL     | Propagation Delay<br>E <sub>3</sub> or E <sub>4</sub> to O <sub>n</sub> | 6.0<br>5.0 | 11<br>10        | 16<br>14   |                                   | 6.0<br>5.0                    | 17<br>15   | ns      | 3-1         |
| tplH<br>tpHL     | Propagation Delay<br>P to O <sub>n</sub>                                | 6.0<br>6.0 | 11.5<br>11      | 16<br>16   |                                   | 6.0<br>6.0                    | 17<br>17   |         | 3-10        |
| tpzh<br>tpzL     | Output Enable Time OE1 or OE2 to On                                     | 3.0<br>5.0 | 5.5<br>9.0      | 8.0<br>13  | 3 3 mm 38                         | 3.0<br>5.0                    | 9.0<br>14  | ns      | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time OE <sub>1</sub> or OE <sub>2</sub> to On            | 2.0        | 4.0<br>5.0      | 6.0<br>9.0 |                                   | 2.0<br>3.0                    | 7.0<br>8.0 | 10.00.0 | 3-13        |

# 54F/74F539

Dual 1-of-4 Decoder (With 3-State Outputs)


#### Description

The 'F539 contains two independent decoders. Each accepts two Address  $(A_0,A_1)$  input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH (P=L) or active LOW (P=H). An active-LOW input Enable  $\overline{(E)}$  is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active-LOW mode or in inverted form in the active-HIGH mode. A HIGH signal on the active-LOW Output Enable  $\overline{(OE)}$  input forces the 3-state outputs to the high impedance state.

#### Ordering Code: See Section 6

| estimate           | Commercial Grade                                                                        | Military Grade                                                       | Pkg  |  |
|--------------------|-----------------------------------------------------------------------------------------|----------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | V <sub>CC</sub> = +5.0 V ±10%,<br>T <sub>A</sub> = -55° C to +125° C | Туре |  |
| Plastic<br>DIP (P) | 74F539PC                                                                                | sture Range (unies otherwig                                          | 9Z   |  |
| Ceramic<br>DIP (D) | 74F539DC                                                                                | 54F539DM                                                             | 4E   |  |
| Flatpak<br>(F)     | mA                                                                                      | 54F539FM                                                             | 4D   |  |


#### Connection Diagram




#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                                                                                                                             | = pov AT = pov A Description                                                                            | <b>54F/74F (U.L.)</b><br>HIGH/LOW            |  |  |  |
|---------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|----------------------------------------------|--|--|--|
| A <sub>0a</sub> - A <sub>1a</sub><br>A <sub>0b</sub> - A <sub>1b</sub><br>E <sub>a</sub> , E <sub>b</sub>                             | Side A Address Inputs Side B Address Inputs Enable Inputs (Active LOW)                                  | 0.5/0.375<br>0.5/0.375<br>0.5/0.375          |  |  |  |
| OE <sub>a</sub> , OE <sub>b</sub> P <sub>a</sub> , P <sub>b</sub> O <sub>0a</sub> - O <sub>3a</sub> O <sub>0b</sub> - O <sub>3b</sub> | Output Enable Inputs (Active LOW) Polarity Control Inputs Side A 3-State Outputs Side B 3-State Outputs | 0.5/0.375<br>0.5/0.375<br>25/12.5<br>25/12.5 |  |  |  |

#### **Logic Symbol**





Truth Table (each half)

| FUNCTION                                        |             | INPL                     | JTS            |                |             | OUT         | PUT         | S              |     |                                         |             |
|-------------------------------------------------|-------------|--------------------------|----------------|----------------|-------------|-------------|-------------|----------------|-----|-----------------------------------------|-------------|
| POINC HOIN GIRBING                              | ŌĒ          | Ē                        | A <sub>1</sub> | A <sub>0</sub> | 00          | 01          | 02          | O <sub>3</sub> |     |                                         |             |
| High Impedance                                  | H           | X                        | X              | X              | Z           | Z           | Z           | Z              |     |                                         |             |
| Disable                                         | L           | Н                        | X              | X              |             | On          | = P         |                |     |                                         |             |
| Active-HIGH<br>Output<br>(P = L)                | LLL         | L<br>L<br>L              | L<br>H<br>H    | LHLH           | H<br>L<br>L | L<br>H<br>L | L<br>H<br>L | HILLI          |     | cleristics: See Section 3 for waveform  | iC Charg    |
| Active-LOW<br>Output<br>(P = H)                 | L<br>L<br>L | Lac<br>Lac<br>roLos<br>L | LAT<br>L<br>H  | L<br>H<br>L    | LHH         | HLHH        | HHLH        | HHL            |     |                                         |             |
| H = HIGH Voltage Level<br>L = LOW Voltage Level |             |                          |                |                |             |             |             |                |     | Propagation Delay A. to Oii             |             |
| X = Immaterial<br>Z = High Impedance            |             |                          |                |                |             |             |             |                |     |                                         |             |
| Logic Diagram (one                              | half        | show                     | vn)            |                |             |             |             |                |     |                                         | PLI9<br>PHL |
| 3-12<br>3-12                                    |             | <b>&gt;</b> -            | 0.5            |                |             |             |             |                |     | Output Enable Time                      |             |
| A0                                              |             | <b>D</b> -               | 3.0            |                |             |             |             |                | 5 0 | Output Disable Time OE to On            |             |
| E → D                                           |             |                          |                | j<br>,         |             | t           | ララク         |                |     | ts in screened columns are preliminary. |             |

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol | Parameter                                 |     | 54F/74F | 04700 | Units    | Conditions                                                        |  |
|--------|-------------------------------------------|-----|---------|-------|----------|-------------------------------------------------------------------|--|
|        | T drameter                                | Min | Тур     | Max   | O DA LIA | 3-30                                                              |  |
| lccz   | Power Supply Current<br>(All Outputs OFF) |     | 41      | 62    | mA       | $A_0$ , $A_1$ , $\overline{E}$ = Gnd $\overline{OE}$ , $P$ = HIGH |  |

## AC Characteristics: See Section 3 for waveforms and load configurations

| Symbol       | Parameter                                | 54F/74F<br>T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |                                                       |              | 54F  TA, VCC = Mil  CL = 50 pF |              | 74F  TA, VCC = Com CL = 50 pF |              | Units      | Fig.         |
|--------------|------------------------------------------|-------------------------------------------------------------------------------------------|-------------------------------------------------------|--------------|--------------------------------|--------------|-------------------------------|--------------|------------|--------------|
|              |                                          |                                                                                           |                                                       |              |                                |              |                               |              |            |              |
|              |                                          | tplH<br>tpHL                                                                              | Propagation Delay<br>A <sub>n</sub> to O <sub>n</sub> |              | 13.5<br>10.5                   | 18.5<br>15.5 |                               |              | 9.0<br>5.0 | 19.5<br>16.5 |
| tplh<br>tphl | Propagation Delay E to On                | 7.5<br>4.5                                                                                | 11.5<br>8.5                                           | 15.5<br>12   |                                |              | 7.5<br>4.5                    | 16.5<br>13   | ns         | 3-1<br>3-10  |
| tplH<br>tpHL | Progagation Delay<br>P to O <sub>n</sub> | 7.5<br>5.0                                                                                | 14.5                                                  | 21.5<br>16.5 |                                |              | 7.5<br>5.0                    | 22.5<br>17.5 | ns e       | 3-1<br>3-10  |
| tpzh<br>tpzL | Output Enable Time OE to On              | 5.5<br>7.5                                                                                | 8.0<br>11.0                                           | 10.5<br>15   |                                |              | 5.3<br>7.3                    | 11.5<br>16   | ns         | 3-1<br>3-12  |
| tphz<br>tplz | Output Disable Time OE to On             | 3.0<br>4.0                                                                                | 4.5<br>6.5                                            | 6.0<br>8.5   |                                |              | 3.0<br>4.0                    | 7.0<br>9.5   |            | 3-13         |

■ Test limits in screened columns are preliminary.

#### 4

## 54F/74F543 • 54F/74F544

Octal Registered Transceiver

#### Description


The 'F543 and 'F544 octal transceivers each contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 20 mA while the B outputs are rated for 64 mA. The 'F543 is non-inverting; the 'F544 inverts data in both directions.

- 8-Bit Octal Transceiver
- Back-to-Back Registers for Storage
- Separate Controls for Data Flow in Each Direction
- A Outputs Sink 20 mA, B Outputs Sink 64 mA
- Inverting and Non-inverting Options

#### Ordering Code: See Section 6


|                    | Commercial Grade                                                 | Military Grade                                                                                          | Pkg  |
|--------------------|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| Pkgs               | V <sub>CC</sub> = +5.0 V ±5%,<br>T <sub>A</sub> = 0° C to +70° C | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F543PC, 74F544PC                                               | Comments                                                                                                | 9N   |
| Ceramic<br>DIP (D) | 74F543DC, 74F544DC                                               | 54F543DM, 54F544DM                                                                                      | 6N   |
| Flatpak<br>(F)     |                                                                  | 54F543FM, 54F544FM                                                                                      | 4M   |

# Connection Diagram



\*'F544 has inverting outputs

| Pin Names                       | Description                             | 54F/74F (U.L.)<br>HIGH/LOW |
|---------------------------------|-----------------------------------------|----------------------------|
| OEAB                            | A-to-B Output Enable Input (Active LOW) | 0.5/0.375                  |
| OEBA                            | B-to-A Output Enable Input (Active LOW) | 0.5/0.375                  |
| EAB                             | A-to-B Enable Input (Active LOW)        | 0.5/0.375                  |
| EBA                             | B-to-A Enable Input (Active LOW)        | 0.5/0.375                  |
| LEAB                            | A-to-B Latch Enable Input (Active LOW)  | 0.5/0.375                  |
| LEBA                            | B-to-A Latch Enable Input (Active LOW)  | 0.5/0.375                  |
| A <sub>0</sub> - A <sub>7</sub> | A-to-B Data Inputs or                   | 1.75/0.375                 |
|                                 | B-to-A 3-State Outputs                  | 25/12                      |
| B <sub>0</sub> - B <sub>7</sub> | B-to-A Data Inputs or                   | 1.75/0.375                 |
|                                 | A-to-B 3-State Outputs                  | 25/40 (30)                 |



#### **Functional Description**

The 'F543 and 'F544 each contain two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable  $(\overline{EAB})$  input must be LOW in order to enter data from  $A_0 - A_7$  or take data from  $B_0 - B_7$ , as indicated in the Data I/O Control Table. With  $\overline{EAB}$  LOW, A LOW signal on the A-to-B Latch Enable  $(\overline{LEAB})$  input makes the A-to-B latches

transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With EAB and OEAB both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the EBA, LEBA and OEBA inputs.

#### Data I/O Control Table†

| - 8 | INPUTS | 3    | LATCH STATUS | OUTPUT BUFFERS                  |
|-----|--------|------|--------------|---------------------------------|
| EAB | LEAB   | OEAB | A-to-B       | B <sub>0</sub> - B <sub>7</sub> |
| Н   | X      | X    | Storing      | High Z                          |
| X   | E H    |      | Storing      |                                 |
| X   | E -    | arH: | <u> </u>     | High Z                          |
| Lat | -8 L   | L    | Transparent  | Current A Inputs                |
| L   | Н      | L    | Storing      | Previous* A Inputs              |

\*Before LEAB LOW-to-HIGH Transition
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

† A-to-B data flow shown; B-to-A flow control is the same, except using EBA, LEBA and OEBA

#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                                       |        |      | 54F/74F | 1010 | Units            | Conditions                                           |
|------------------------------------|-----------------------------------------------------------------|--------|------|---------|------|------------------|------------------------------------------------------|
| Oymbor                             | Parameter                                                       |        | Min  | Тур     | Max  | Omits            | Conditions                                           |
| Vон                                | Output HIGH Voltage<br>B <sub>0</sub> - B <sub>7</sub>          | XM     | 2.0  |         |      | Vaefer           | I <sub>OH</sub> = -12 mA<br>I <sub>OH</sub> = -15 mA |
| Vон                                | Output HIGH Voltage<br>An, Bn                                   | EI IVI | 2.4  |         |      | WOY 16 H         | IOH = -3.0 mA                                        |
| VoL                                | Output LOW Voltage<br>B <sub>0</sub> - B <sub>7</sub>           | XM     |      |         | 0.55 | W( <b>V</b> ) to | I <sub>OL</sub> = 48 mA<br>I <sub>OL</sub> = 64 mA   |
| Іін                                | Input HIGH Current<br>Breakdown Test — An, Bn                   |        |      |         | 100  | μΑ               | V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5 V       |
| lıн + lozн                         | 3-State Output OFF<br>Current HIGH — An, Bn                     |        |      |         | 70   | μΑ               | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.4 V      |
| I <sub>IL</sub> + I <sub>OZL</sub> | 3-State Output OFF<br>Current LOW — An, Bn                      |        |      |         | 0.6  | mA               | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V      |
| los                                | Output Short-circuit Current<br>B <sub>0</sub> - B <sub>7</sub> |        | -100 |         | -225 | mA               | V <sub>CC</sub> = Max                                |
| lcc                                | Power Supply Current                                            |        |      | 95      | 140  | mA               | V <sub>CC</sub> = Max                                |

| Symbol       | Parameter                                                                                                     | Vo         | = +25 $0 = +5$ $= 50$ | .0 V     | N      | cc =<br>lil<br>50 pF | Com        | Units      | Fig. No.          |
|--------------|---------------------------------------------------------------------------------------------------------------|------------|-----------------------|----------|--------|----------------------|------------|------------|-------------------|
|              | utput of the A latches. Control of c                                                                          | Min        | Тур                   | Max      | Min    | Max                  | Min Max    | as indical | from Bo- Bx       |
| tplh<br>tphl | Propagation Delay<br>Transparent Mode<br>A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub> | 4.0        | 7.0<br>7.0            | 10<br>10 | el 3-0 | f-A en               | nout makes | ns         | 3-1<br>3-3<br>3-4 |
| tplH<br>tpHL | Propagation Delay LEBA to An                                                                                  | 5.5<br>5.5 | 9.0<br>9.0            | 12<br>12 | TUO    |                      |            | ns ns      | 3-1<br>3-8        |
| tplH<br>tpHL | Propagation Delay LEAB to Bn                                                                                  | 5.5<br>5.5 | 9.0                   | 12<br>12 |        | 801.                 | B-OFA      | &A ns      | 3-1<br>3-8        |
| tpzh<br>tpzL | Output Enable Time OEBA or OEAB to An or Bn                                                                   | 6.0<br>6.0 | 10<br>10              | 14<br>14 |        |                      | Station    | ns         | 3-1<br>3-12       |
| tpHZ<br>tpLZ | Output Disable Time OEBA or OEAB to An or Bn                                                                  | 6.0        | 10<br>10              | 14<br>14 | Cui    | ine                  | rsgenst l' |            | 3-13              |

|                    | La Units Condition                                  | 54F/74F                                             | 54F                                | 74F                                    |         |      |  |
|--------------------|-----------------------------------------------------|-----------------------------------------------------|------------------------------------|----------------------------------------|---------|------|--|
| Symbol             | Parameter                                           | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units   | Fig. |  |
|                    | Am 8:-= Hol                                         | Min Typ Max                                         | Min Max                            | Min Max                                | Yanua   |      |  |
| t <sub>s</sub> (H) | Setup Time, HIGH or LOW<br>An or Bn to LEBA or LEAB | 5.0<br>5.0                                          |                                    |                                        | Am. Bir | HOA  |  |
| ts (L)             | An OF Bh to LEBA OF LEAD                            | 3.0                                                 | T & sur-                           | spelled/Mir                            | ns      | 3-14 |  |
| th (H)<br>th (L)   | Hold Time, HIGH or LOW An or Bn to LEBA or LEAB     | 2.0                                                 | [5x]                               |                                        | 8-6     |      |  |


■ Test limits in screened columns are preliminary.

(With 3-State Inputs/Outputs)

#### Description

The 'F545 is an 8-bit, 3-state, high-speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 20 mA bus drive capability on the A ports and 64 mA bus drive capability on the B ports.


One input, Transmit/Receive  $(T/\overline{R})$  determines the direction of logic signals through the bidirectional transceiver. Transmit enables data from A ports to B ports; Receive enables data from B ports to A ports. The Output Enable input disables both A and B ports by placing them in a 3-state condition.



- Higher Drive than 8304
- 8-Bit Bidirectional Data Flow Reduces System Package Count
- 3-State Inputs/Outputs for Interfacing with Bus-oriented Systems
- 20 mA and 64 mA Bus Drive Capability on A and B Ports, Respectively
- Transmit/Receive and Output Enable Simplify Control Logic
- Hysteresis on Bus Inputs

Ordering Code: See Section 6

|                    | Commercial Grade                                                                         | Military Grade                                                                                          | Pkg  | 19  |
|--------------------|------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|-----|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре | 100 |
| Plastic DIP (P)    | 74F545PC                                                                                 | 0.5                                                                                                     | 9Z   | 1 0 |
| Çeramic<br>DIP (D) | 74F545DC                                                                                 | 54F545DM                                                                                                | 4E   |     |
| Flatpak<br>(F)     | Am Að = Jot                                                                              | 54F545FM                                                                                                | 4D   | 1   |



Vcc = Pin 20 GND = Pin 10

Logic Symbol

| Pin Names                       | Description                      | 54F/74F (U.L.)<br>HIGH/LOW |
|---------------------------------|----------------------------------|----------------------------|
| OE<br>T/R d 0 = ruoV            | Output Enable Input (Active LOW) | 0.5/0.875                  |
| T/R                             | Transmit/Receive Input           | 0.5/0.625                  |
| A <sub>0</sub> - A <sub>7</sub> | Side A 3-State Inputs or         | 1.75/0.625                 |
|                                 | 3-State Outputs                  | 25/12.5                    |
| Bo - B7                         | Side B 3-State Inputs or         | 1.75/0.625                 |
|                                 | 3-State Outputs                  | 25/40 (30)                 |

#### Truth Table mangaid noiteenno

| INPU   | ITS         | OUTPUTS                                              |  |  |  |
|--------|-------------|------------------------------------------------------|--|--|--|
| ŌĒ     | T/R         |                                                      |  |  |  |
| H (II) | L<br>H<br>X | Bus B Data to Bus A<br>Bus A Data to Bus B<br>High Z |  |  |  |


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

#### Logic Diagram



#### DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                              |                | nin  | 54F/74F     | 163          | Units     | Condit                                               | lione                 |
|------------------------------------|--------------------------------------------------------|----------------|------|-------------|--------------|-----------|------------------------------------------------------|-----------------------|
|                                    | 5 18 18 18 18 18 18 18 18 18 18 18 18 18               |                | Min  | Тур         | Max          | Olines    | V A 8 = poV                                          | iioiis                |
| Voн                                | Output HIGH Voltage<br>B <sub>0</sub> - B <sub>7</sub> | XI             |      | + ot 0 °88  | - = AT       | v °0°     | I <sub>OH</sub> = -12 mA<br>I <sub>OH</sub> = -15 mA | V <sub>CC</sub> = Min |
| VOH                                | Output HIGH Voltage<br>B <sub>0</sub> - B <sub>7</sub> | 76             | 2.4  |             |              | V         | I <sub>OH</sub> = -3.0 mA                            | (P) (P)               |
| VoL                                | Output LOW Voltage<br>B <sub>0</sub> - B <sub>7</sub>  | XI             | Λ    | WICE PO 151 | 0.55<br>0.55 | V         | I <sub>OL</sub> = 48 mA<br>I <sub>OL</sub> = 64 mA   | V <sub>CC</sub> = Min |
| V <sub>T+</sub> - V <sub>T-</sub>  | Hysteresis Voltage<br>B <sub>0</sub> - B <sub>7</sub>  | UP             | 200  | 400         |              | mV        | V <sub>CC</sub> = Min                                | (7)                   |
| Іін                                | Input HIGH Current<br>Breakdown Test — An, I           | 3 <sub>n</sub> |      | initions    | 100          | μΑ        | V <sub>CC</sub> = Max, V <sub>I</sub>                | N = 5.5 V             |
| lıн + lozн                         | 3-State Output OFF<br>Current HIGH — An, Bn            |                |      | noli        | 70           | μΑ        | V <sub>CC</sub> = Max, V <sub>C</sub>                | OUT = 2.7 V           |
| I <sub>IL</sub> + I <sub>OZL</sub> | 3-State Output OFF<br>Current LOW — An, Bn             |                |      | (VV)        | 1.0          | Jugal etc | V <sub>CC</sub> = Max, V <sub>C</sub>                | OUT = 0.5 V           |
| los                                | Output Short-circuit Cu<br>Bo - B7                     | irrent         | -100 |             | -225         | mA        | Vcc = Max, Vc                                        | OUT = 0 V             |
| lcc                                | Power Supply Current                                   |                |      | 128         | 192          | mA        | Vcc = Max                                            |                       |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                           | 54F/7                                                             | 4F    | 5   | 4F                     | 7   | 4F                   | 2 3 4 5 11         | 0 1 22 10   |
|------------------|-------------------------------------------|-------------------------------------------------------------------|-------|-----|------------------------|-----|----------------------|--------------------|-------------|
| Symbol           | Parameter                                 | T <sub>A</sub> = +2<br>V <sub>CC</sub> = +<br>C <sub>L</sub> = 50 | 5.0 V | N   | /cc =<br>//il<br>50 pF | C   | /cc =<br>om<br>50 pF | ts I easy<br>Units | Fig. W      |
|                  |                                           | Min Typ                                                           | Max   | Min | Max                    | Min | Max                  |                    |             |
| tplH<br>tpHL     | Propagation Delay<br>An to Bn or Bn to An | 3.5 6.5<br>3.5 6.5                                                |       |     |                        |     |                      | ns                 | 3-1<br>3-4  |
| tpzh<br>tpzL     | Output Enable Time                        | 4.0 7.0<br>5.5 8.5                                                |       |     |                        |     |                      | ns                 | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time                       | 5.5 8.5<br>4.0 7.0                                                |       |     |                        |     |                      | .10                | 3-13        |

■ Test limits in screened columns are preliminary.

The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, if contains one active-LOW and two active-HIGH Enables to contervaddress space. Also included is an active-LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- \* 3-to-8 Line Address Decoder
  - Address Storage Latenas
- Multiple Enables for Address Extension
- \* Open-collector Acknewledge Dutput

#### Indering Code: Sea Section 6

|                    | Commercial Grade                      | Williary Grade                             |      |
|--------------------|---------------------------------------|--------------------------------------------|------|
|                    | Voc = +5.0 V ±5%<br>TA = 0°C to +70°C | Voc = +8 0 V ±10%,<br>TA = 488°C to +188°C | eqyT |
| Plastic<br>DIP (P) | 74F547PC                              |                                            |      |
|                    | 74F847DC                              |                                            |      |
| Flatpak<br>(F)     |                                       |                                            |      |

| Pin Memes |                                                                                                                                                      | SAF/74F (U.L.)<br>HIGH/LOW                       |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|
|           | Output Select Address Inputs Chip Enable Input (Active LOW) Chip Enable Inputs Latch Enable Inputs                                                   | 0.870.378<br>0.870.875<br>0.870.375<br>0.870.375 |
|           | Read Acknowledge Input (Active LOW) Write Acknowledge Input (Active LOW) Open-collector Acknowledge Output (Active LOW) Decoded Outputs (Active LOW) |                                                  |

### 54F/74F547

## Octal Decoder/Demultiplexer

(With Address Latches and Acknowledge)

#### Connection Diagram

#### Description

The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active-LOW and two active-HIGH Enables to conserve address space. Also included is an active-LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Address Storage Latches
- Multiple Enables for Address Extension
- Open-collector Acknowledge Output

Ordering Code: See Section 6


|                    | Commercial Grade                                                                          | Military Grade                                                                                          | Pkg  |
|--------------------|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F547PC                                                                                  |                                                                                                         | 9Z   |
| Ceramic<br>DIP (D) | 74F547DC                                                                                  | 54F547DM                                                                                                | 4E   |
| Flatpak<br>(F)     |                                                                                           | 54F547FM                                                                                                | 4D   |

#### 02 1 20 Vcc 19 Ō<sub>3</sub> 01 2 18 O<sub>4</sub> ACK 3 17 A<sub>2</sub> WR 4 16 LE RD 5 15 E<sub>1</sub> 14 E<sub>2</sub> 05 8 13 E<sub>3</sub> Ō<sub>6</sub> 9 12 O<sub>0</sub> 11 07 GND 10

| Pin Names                         | Description                                    | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|-----------------------------------|------------------------------------------------|-----------------------------------|
| A <sub>0</sub> – A <sub>2</sub>   | Output Select Address Inputs                   | 0.5/0.375                         |
| Ē <sub>1</sub>                    | Chip Enable Input (Active LOW)                 | 0.5/0.375                         |
| E <sub>2</sub> , E <sub>3</sub>   | Chip Enable Inputs                             | 0.5/0.375                         |
| LÉ                                | Latch Enable Input                             | 0.5/0.375                         |
| RD                                | Read Acknowledge Input (Active LOW)            | 0.5/0.375                         |
| WR                                | Write Acknowledge Input (Active LOW)           | 0.5/0.375                         |
| ACK                               | Open-collector Acknowledge Output (Active LOW) | OC*/12.5                          |
| $\overline{O}_0 - \overline{O}_7$ | Decoded Outputs (Active LOW)                   | 25/12.5                           |

<sup>\*</sup>OC = Open Collector

#### Logic Symbol



V<sub>CC</sub> = Pin 20 GND = Pin 10

#### **Functional Description**

When enabled, the 'F547 accepts the  $A_0$  –  $A_2$  Address inputs and decodes them to select one of eight active-LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the  $A_0$  –  $A_2$  address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip enable functions is not required, LE and  $\overline{E}_1$  can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open-collector Acknowledge  $(\overline{ACK})$  output is normally HIGH (i.e. OFF) and goes LOW when  $\overline{E}_1$ ,  $E_2$  and  $E_3$  are all active and either the Read  $(\overline{RD})$  or Write  $(\overline{WR})$  input is LOW, as indicated in the Acknowledge Truth Table.

#### **Decoder Truth Table\***

| IN             | IPUT           | S              |                |                | (                | OUT            | PUTS           | 3              |                |    |
|----------------|----------------|----------------|----------------|----------------|------------------|----------------|----------------|----------------|----------------|----|
| A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | O <sub>0</sub> | O <sub>1</sub> | $\overline{O}_2$ | O <sub>3</sub> | <del>0</del> 4 | O <sub>5</sub> | O <sub>6</sub> | 07 |
| L              | L              | L              | L              | Н              | Н                | Н              | Н              | Н              | Н              | Н  |
| L              | L              | Н              | Н              | L              | Н                | Н              | H              | Н              | Н              | Н  |
| L              | Н              | L              | Н              | Н              | L                | Н              | Н              | Н              | Н              | Н  |
| L              | Н              | Н              | Н              | Н              | Н                | L              | Н              | Н              | Н              | Н  |
| н              | L              | L              | Н              | Н              | Н                | Н              | L              | Н              | Н              | Н  |
| Н              | L              | Н              | Н              | H              | H                | Н              | H              | L              | H              | H  |
| Н              | Н              | L              | H              | Н              | Н                | Н              | Н              | H              | L              | Н  |
| Н              | Н              | Н              | Н              | Н              | Н                | Н              | Н              | Н              | Н              | L  |

\*Assuming E1, LOW, E2 and E3 HIGH

#### **Latch and Output Status Table**

|                | INPUTS         |                | LATCH | DECODER     |                     |  |
|----------------|----------------|----------------|-------|-------------|---------------------|--|
| E <sub>1</sub> | E <sub>2</sub> | E <sub>3</sub> | LE    | STATUS      | OUTPUTS             |  |
| X              | Х              | X              | Н     | Transparent |                     |  |
| Lo             | Н              | Н              | L     | Storing     | Selected Output LOW |  |
| Н              | X              | X              | X     | Storing     | All Outputs HIGH    |  |
| X              | L              | X              | X     | Storing     | All Outputs HIGH    |  |
| X              | X              | L              | Χ     | Storing     | All Outputs HIGH    |  |


#### **Acknowledge Truth Table**

|                | 1              | OUTPUT         |    |    |         |
|----------------|----------------|----------------|----|----|---------|
| E <sub>1</sub> | E <sub>2</sub> | E <sub>3</sub> | RD | WR | ACK     |
| Н              | X              | Х              | X  | X  | Н       |
| X              | L              | X              | X  | X  | Н       |
| X              | X              | L              | X  | X  | Н       |
| L              | Н              | н              | Н  | н  | н       |
| L              | Н              | Н              | L  | X  | L       |
| L              | Н              | Н              | X  | L  | agaqo - |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol   | Parameter Parameter  | ×   | 54F/74F |     |       | Conditions                 |  |
|----------|----------------------|-----|---------|-----|-------|----------------------------|--|
| Hall and | L X Storing All Outp | Min | Тур     | Max | Units | changes each time the As-A |  |
| lcc      | Power Supply Current |     | 22      | 33  | mA    | V <sub>CC</sub> = Max      |  |

AC Characteristics: See Section 3 for waveforms and load configurations

|              | AUA HW UH 65                                                            |        | 54F/74                                                                        | F          | 54F                                                                                            | 74F                    | HGH the of  | nanw tan    |
|--------------|-------------------------------------------------------------------------|--------|-------------------------------------------------------------------------------|------------|------------------------------------------------------------------------------------------------|------------------------|-------------|-------------|
| Symbol       | Parameter                                                               | Vo     | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF |            | TA, V <sub>CC</sub> = TA, V <sub>CC</sub> Mil Com C <sub>L</sub> = 50 pF C <sub>L</sub> = 50 p |                        | the selecte | Fig.        |
|              | H H H H                                                                 | Min    | Тур                                                                           | Max        | Min Max                                                                                        | Min Max                | GH (i.e. Of | normally H  |
| tplH<br>tpHL | Propagation Delay                                                       | 3.0    | 5.5<br>5.5                                                                    | 8.0<br>8.0 | ert ni be                                                                                      | W, as indicate<br>ble. | ns -        | 3-1<br>3-10 |
| tplH<br>tpHL | Propagation Delay                                                       | 3.0    | 5.5<br>5.5                                                                    | 8.0<br>8.0 |                                                                                                |                        | ns          | 3-1<br>3-4  |
| tplH<br>tpHL | Propagation Delay<br>LE to On                                           | 3.0    | 5.5<br>5.5                                                                    | 8.0<br>8.0 |                                                                                                |                        | ns          | 3-1<br>3-3  |
| tplH<br>tpHL | Propagation Delay<br>E <sub>2</sub> or E <sub>3</sub> to O <sub>n</sub> | 4.0    | 6.5<br>6.5                                                                    | 9.0<br>9.0 |                                                                                                |                        | ns          | 3-1<br>3-3  |
| tpLH<br>tpHL | Propagation Delay E <sub>1</sub> , RD or WR to ACK                      | 9.0    | 11.5<br>5.5                                                                   | 14<br>8.0  |                                                                                                |                        | ns          | 3-1<br>3-4  |
| tplH<br>tpHL | Propagation Delay<br>E <sub>2</sub> or E <sub>3</sub> to ACK            | 10 4.0 | 12.5<br>6.5                                                                   | 15<br>9.0  |                                                                                                |                        | ns          | 3-1<br>3-3  |

Test limits in screened columns are preliminary.

#### AC Operating Requirements: See Section 3 for waveforms

|                                          |                                                                  | 54F/74F                                           | 54F                                | 74F                                    | 03-6-11    | 11111       |
|------------------------------------------|------------------------------------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|------------|-------------|
| Symbol                                   | Parameter                                                        | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units      | Fig.        |
|                                          |                                                                  | Min Typ Max                                       | Min Max                            | Min Max                                |            |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>An to LE                              | 2.0                                               |                                    |                                        | ns         | 3-15        |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or LOW<br>An to LE                               | 3.0                                               |                                    |                                        |            |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>An to E1                              | 2.0                                               |                                    |                                        | ns         | 3-14        |
| th (H)                                   | Hold Time, HIGH or LOW                                           | 3.0<br>3.0                                        |                                    |                                        |            |             |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW<br>An to E <sub>2</sub> , E <sub>3</sub> | 4.0<br>4.0                                        |                                    | sh seesibhe s                          | ne         | 3-15        |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW<br>An to E <sub>2</sub> , E <sub>3</sub>  | 3.0                                               | 401H avifos<br>Indoë WOJ-          | and two are                            | WOJ evitor | enables are |
| tw (H)                                   | LE Pulse Width HIGH                                              | 6.0                                               | when the E                         | ampet signa                            | ns         | 3-7         |

■ Test limits in screened columns are preliminary.

\* Active-LOW Decoder Outputs

| S4F/74F (U.L.)<br>HIGH/LOW                                                           | Dascription                                                                                                                                                                                                                                             | Pin Names                                                       |
|--------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|
| 0.5/0.375<br>0.5/0.375<br>0.5/0.375<br>0.5/0.375<br>0.5/0.375<br>0.5/12.5<br>25/12.5 | Output Select Address Inputs Chip Enable Inputs (Active LOW) Chip Enable Inputs Chip Enable Inputs Read Acknowledge Input (Active LOW) Write Acknowledge Input (Active LOW) Open-collector Acknowledge Output (Active LOW) Deceded Outputs (Active LOW) | Ao - Ao<br>El, Eo<br>Es, Ea<br>El<br>MR<br>WR<br>ACK<br>Oo - Or |

## 54F/74F548

## Octal Decoder/Demultiplexer

(With Acknowledge)

#### Connection Diagram

WO. 3-14

#### Description

The 'F548 is a 3-to-8 line address decoder with four Enable inputs. Two of the Enables are active LOW and two are active HIGH for maximum addressing versatility. Also provided is an active-LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Multiple Enables for Address Extension
- Open-collector Acknowledge Output
- Active-LOW Decoder Outputs

Ordering Code: See Section 6

|                    | Commercial Grade                                                                             | Military Grade                                                                                  | Pkg  |
|--------------------|----------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F548PC                                                                                     |                                                                                                 | 9Z   |
| Ceramic<br>DIP (D) | 74F548DC                                                                                     | 54F548DM                                                                                        | 4E   |
| Flatpak<br>(F)     |                                                                                              | 54F548FM                                                                                        | 4D   |


#### 20 Vcc 19 O<sub>3</sub> ACK 3 18 O<sub>4</sub> WR 4 17 A<sub>2</sub> 16 E<sub>1</sub> RD 5 15 E<sub>2</sub> A<sub>0</sub> 6 A<sub>1</sub> 7 14 E<sub>3</sub> Ō<sub>5</sub> 8 13 E<sub>4</sub> O<sub>6</sub> 9 12 O<sub>0</sub> 11 07 GND 10

Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names                         | Description                                    | <b>54F/74F (U.L.)</b><br>HIGH/LOW |  |  |
|-----------------------------------|------------------------------------------------|-----------------------------------|--|--|
| A <sub>0</sub> - A <sub>2</sub>   | Output Select Address Inputs                   | 0.5/0.375                         |  |  |
| E <sub>1</sub> , E <sub>2</sub>   | Chip Enable Inputs (Active LOW)                | 0.5/0.375                         |  |  |
| E <sub>3</sub> , E <sub>4</sub>   | Chip Enable Inputs                             | 0.5/0.375                         |  |  |
| RD                                | Read Acknowledge Input (Active LOW)            | 0.5/0.375                         |  |  |
| WR                                | Write Acknowledge Input (Active LOW)           | 0.5/0.375                         |  |  |
| ACK                               | Open-collector Acknowledge Output (Active LOW) | OC*/12.5                          |  |  |
| $\overline{O}_0 - \overline{O}_7$ | Decoded Outputs (Active LOW)                   | 25/12.5                           |  |  |

\*OC = Open Collector

#### Logic Symbol



#### **Functional Description**

When enabled, the 'F548 accepts the A0 - A2 Address inputs and decodes them to select one of eight active-LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. When one or more Enables is inactive, all decoder outputs are HIGH. Thus, the 'F548 can be used as a demultiplexer by applying data to one of the Enables.

Acknowledge Truth Table

Acknowledge Truth Table.

|                | INPUTS         |                |                |    |    |     |  |
|----------------|----------------|----------------|----------------|----|----|-----|--|
| E <sub>1</sub> | E <sub>2</sub> | E <sub>3</sub> | E <sub>4</sub> | RD | WR | ACK |  |
| Н              | X              | X              | X              | X  | X  | Н   |  |
| X              | Н              | X              | X              | X  | X  | Н   |  |
| X              | X              | L              | X              | X  | Х  | Н   |  |
| X              | X              | X              | L              | X  | Х  | Н   |  |
| L              | L              | Н              | Н              | Н  | Н  | Н   |  |
| L              | L              | Н              | Н              | L  | X  | L   |  |
| L              | L              | Н              | Н              | X  | L  | L   |  |


The open-collector Acknowledge (ACK) output is

normally HIGH (i.e. OFF) and goes LOW when the Enables are all active and either the Read (RD) or Write (WR) input is LOW, as indicated in the

#### **Decoder Truth Table**

|                |                |                | INPUT          | S              |     | 10.8           |                |            |                | OUT            | PUTS           |                |                |    |
|----------------|----------------|----------------|----------------|----------------|-----|----------------|----------------|------------|----------------|----------------|----------------|----------------|----------------|----|
| E <sub>1</sub> | E <sub>2</sub> | E <sub>3</sub> | E <sub>4</sub> | A <sub>2</sub> | A1  | A <sub>0</sub> | O <sub>0</sub> | <u>O</u> 1 | O <sub>2</sub> | O <sub>3</sub> | O <sub>4</sub> | O <sub>5</sub> | O <sub>6</sub> | 07 |
| Н              | X              | X              | X              | X              | X   | X              | Н              | Н          | Н              | Н              | Н              | Н              | Н              | Н  |
| X              | HNic           | X              | X              | X              | X   | X              | Н              | Н          | Н              | Н              | Н              | Н              | Н              | Н  |
| X              | X              | L              | X              | X              | X   | X              | Н              | H          | Н              | Н              | Н              | Н              | Н              | Н  |
| X              | X              | X              | L              | X              | X   | X              | Н              | Н          | Н              | Н              | Н              | Н              | Н              | Н  |
|                |                |                |                | 8.5            |     |                |                |            |                |                |                |                |                |    |
| LO             | F-EL           | H              | Н              | a tr L is      | ā L | L              | L              | Н          | Н              | Н              | Н              | Н              | Н              | H  |
| L              | L              | Н              | Н              | L              | L   | Н              | Н              | L          | Н              | Н              | Н              | H              | H              | Н  |
| L              | L              | Hen            | Н              | L              | Н   | L              | Н              | Н          | L              | Н              | Н              | Н              | Н              | Н  |
| L              | L              | Н              | Н              | CIE LO         | H   | Н              | Н              | Н          | Н              | L              | Н              | Н              | Н              | Н  |
|                |                |                |                | arr a.         |     |                |                |            |                |                |                |                |                |    |
| L              | E-6L           | H              | Н              | ат на          | L   | L              | Н              | Н          | Н              | Н              | L              | Н              | H              | H  |
| L              | L              | Н              | Н              | Н.             | L   | Н              | Н              | Н.         | Н              | Н              | Н              | L              | H              | Н  |
| L              | L              | Han            | Н              | Н              | Н   | L              | Н              | Н          | н              | Н              | Н              | Н              | L              | Н  |
| L              | L              | Н              | н              | Н              | Н   | Н              | Н              | н          | Н              | Н              | н              | Н              | Н              | L  |

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



DC Characteristics over Operating Temperature Range (unless otherwise specified) and appears on all and appears of the second of

| Symbol | Parameter            |     | 54F/74F | dand end | Units    | Conditions            |
|--------|----------------------|-----|---------|----------|----------|-----------------------|
|        | T ardinoto.          | Min | Тур     | Max      | HOLH ens | Conditions  Vcc = Max |
| Icc    | Power Supply Current |     | 18      | 27       | mA       | Vcc = Max             |

AC Characteristics: See Section 3 for waveforms and load configurations

|              |                                                                         | STURTU | 54F/74F                                                                        | 54F 74F                                       | HINI           |
|--------------|-------------------------------------------------------------------------|--------|--------------------------------------------------------------------------------|-----------------------------------------------|----------------|
| Symbol       | Parameter                                                               |        | T <sub>A</sub> = +25° C,<br>V <sub>CC</sub> = +5.0 V<br>C <sub>L</sub> = 50 pF | TA, VCC = TA, VCC = Com CL = 50 pF CL = 50 pF | X X Fig. No. X |
|              | H H H                                                                   |        | Min Typ Max                                                                    | Min Max Min Max                               | X J X X        |
| tplh<br>tphl | Propagation Delay An to On                                              | н н    | 3.0 5.5 7.5<br>5.0 8 10.5                                                      | 3.0 8.5<br>5.0 11.5                           | ns 3-1 3-10    |
| tplh<br>tphl | Propagation Delay<br>E <sub>1</sub> or E <sub>2</sub> to O <sub>n</sub> | H H    | 3.5 6.0 8.0<br>4.0 6.5 8.5                                                     | 3.5 9.0<br>4.0 9.5                            | ns 3-1<br>3-4  |
| tplH<br>tpHL | Propagation Delay<br>E <sub>3</sub> or E <sub>4</sub> to O <sub>n</sub> | J H    | 4.5 8.0 10.5<br>4.5 8.0 10.5                                                   | 4.5 11.5<br>4.5 11.5                          | ns 3-1 3-3     |
| tplh<br>tphl | Propagation Delay<br>E <sub>1</sub> or E <sub>2</sub> to ACK            | H H    | 6.0 10 13<br>4.0 6.5 8.5                                                       | 6.0 14<br>4.0 9.5                             | ns 3-1<br>3-4  |
| tplH<br>tpHL | Propagation Delay<br>E <sub>3</sub> or E <sub>4</sub> to ACK            |        | 7.0 11.5 14.5<br>4.5 7.5 9.5                                                   | 7.0 15.5<br>4.5 10.5                          | ns 3-1 3-3     |
| tpLH<br>tpHL | Propagation Delay RD or WR to ACK                                       |        | 5.5 9.5 12<br>3.0 5.0 6.5                                                      | 5.5 13<br>3.0 7.5                             | ns 3-1<br>3-4  |

<sup>■</sup> Test limits in screened columns are preliminary.

#### 4

## 54F/74F550 • 54F/74F551

Octal Registered Transceiver (With Status Flags)

#### Description


The 'F550 and 'F551 octal transceivers each contain two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable inputs, as well as a flag flip-flop that is set automatically as the register is loaded. Each flag flip-flop is provided with a clear input, and each register has a separate output enable control for its 3-state buffers. The separate clocks, flags and enables provide considerable flexibility as I/O ports for demand-response data transfer. The 'F550 is non-inverting; the 'F551 inverts data in both directions.

- 8-Bit Bidirectional I/O Port with Handshake
- Back-to-Back Registers for Storage
- Register Status Flag Flip-Flops
- Separate Edge-detecting Clears for Flags
- Inverting and Non-inverting Versions
- A Outputs Sink 20 mA, B Outputs Sink 64 mA

Ordering Code: See Section 6


|                    | Commercial Grade                                                                            | Military Grade                                                                                       | Pkg     |
|--------------------|---------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|---------|
| Pkgs ava got       | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Type 9Y |
| Plastic<br>DIP (P) | 74F550PC, 74F551PC                                                                          | the the line is when the line to                                                                     | 9Y      |
| Ceramic<br>DIP (D) | 74F550DC, 74F551DC                                                                          | 54F550DM, 54F551DM                                                                                   | 8S      |
| Flatpak<br>(F)     | -Quit-2                                                                                     | 54F550FM, 54F551FM                                                                                   | 2E      |


## Connection Diagram angle of policy ('F550 shown\*)



\*'F551 has inverting outputs

| Pin Names                       | Description                                   | 54F/74F (U.L.)<br>HIGH/LOW |  |
|---------------------------------|-----------------------------------------------|----------------------------|--|
| CPA                             | A-to-B Clock Pulse Input (Active Rising Edge) | 0.5/0.375                  |  |
| CPB                             | B-to-A Clock Pulse Input (Active Rising Edge) | 0.5/0.375                  |  |
| CEA                             | A-to-B Clock Enable Input (Active LOW)        | 0.5/0.375                  |  |
| CEB                             | B-to-A Clock Enable Input (Active LOW)        | 0.5/0.375                  |  |
| OEA                             | A Output Enable Input (Active LOW)            | 0.5/0.375                  |  |
| OEB                             | B Output Enable Input (Active LOW)            | 0.5/0.375                  |  |
| CFAB                            | A-to-B Flag Clear Input (Active Rising Edge)  | 0.5/0.5                    |  |
| CFBA                            | B-to-A Flag Clear Input (Active Rising Edge   | 0.5/0.5                    |  |
| A0 - A7                         | A-to-B Data Inputs or                         | 1.75/0.375                 |  |
|                                 | 3-State B-to-A Outputs                        | 25/12.5                    |  |
| B <sub>0</sub> - B <sub>7</sub> | B-to-A Data Inputs or                         | 1.75/0.375                 |  |
|                                 | 3-State A-to-B Outputs                        | 25/40 (30)                 |  |
| FAB                             | A-to-B Status Flag Output (Active HIGH)       | 0.5/0.375                  |  |
| FBA                             | B-to-A Status Flag Output (Active HIGH)       | 0.5/0.375                  |  |






#### **Functional Description**

GND = Pin 22

Data applied to the A inputs is entered and stored on the rising edge of the A Clock Pulse (CPA), provided that the A Clock Enable  $\overline{(\text{CEA})}$  is LOW; simultaneously, the status flip-flop is set and the A-to-B flag (FAB) output goes HIGH. Data thus entered from the A inputs is present at the inputs to the B output buffers, but only appears on the B I/O pins when the B Output Enable  $\overline{(\text{OEB})}$  signal is made LOW. After the B output data is assimilated, the receiving system clears the A-to-B flag flip-flop by applying a LOW-to-


HIGH transition to the CFAB input. Optionally, the OEA and CFAB pins can be tied together and operated by one function from the receiving system.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. Inputs  $\overline{\text{CEB}}$  and CPB enter the B input data and set the B-to-A flag (FBA) output HIGH. A LOW signal on  $\overline{\text{OEA}}$  enables the A output buffers and a LOW-to-HIGH transition on CFBA clears the FBA flag.



| DC Characteristics over Operating | Temperature Range (unless otherwise specific | Logic Diagram (1555) shown) (ed) |
|-----------------------------------|----------------------------------------------|----------------------------------|

| Symbol     | Parameter                                                       |                                            | Die miles mens | 54F/74F   |           | Units | Conditions                                           |  |
|------------|-----------------------------------------------------------------|--------------------------------------------|----------------|-----------|-----------|-------|------------------------------------------------------|--|
| Symbol     | T drameter                                                      |                                            | Min            | Тур       | Max       | Omis  | Contantions                                          |  |
| Vон        | Output HIGH Voltage<br>B <sub>0</sub> - B <sub>7</sub>          | XM                                         | 2.0            | las<br>la |           | ٧     | I <sub>OH</sub> = -12 mA<br>I <sub>OH</sub> = -15 mA |  |
| Vон        | Output HIGH Voltage<br>An, Bn                                   |                                            | 2.4            |           | LI<br>(p) | V     | I <sub>OH</sub> = -3.0 mA                            |  |
| VoL        | Output LOW Voltage<br>B <sub>0</sub> - B <sub>7</sub>           | XM                                         |                |           | 0.55      | 90 V  | I <sub>OL</sub> = 48 mA<br>I <sub>OL</sub> = 64 mA   |  |
| Іін        | Input HIGH Current<br>Breakdown Test — An, Bn                   | L. say.                                    |                |           | 100       | μΑ    | V <sub>IN</sub> = 5.5V                               |  |
| lıн + lozн | 3-State Output OFF<br>Current HIGH — An, Bn                     | VI-10-10-10-10-10-10-10-10-10-10-10-10-10- |                |           | 70        | μΑ    | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 2.7 V      |  |
| lıL + lozL | 3-State Output OFF<br>Current LOW — An, Bn                      |                                            |                |           | 0.6       | mA    | V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0.5 V      |  |
| los        | Output Short-circuit Current<br>B <sub>0</sub> - B <sub>7</sub> | 1                                          | -100           |           | -225      | mA    | Vcc = Max                                            |  |
| lcc        | Power Supply Current                                            |                                            |                | 130       | 190       | mA    | V <sub>CC</sub> = Max                                |  |



AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                             |            | 54F/74                  | F            | 54              | 4F                     | 7              | 4F                   |                                                    |                                                         |
|------------------|---------------------------------------------|------------|-------------------------|--------------|-----------------|------------------------|----------------|----------------------|----------------------------------------------------|---------------------------------------------------------|
| Symbol           | Parameter                                   | Vo         | = +25<br>c = +5<br>= 50 | .0 V         | N               | /cc =<br>//il<br>50 pF | C              | /cc =<br>om<br>50 pF | tuO etst<br>Units                                  | 3-1<br>3-7<br>3-1<br>3-7<br>3-1<br>3-11<br>3-12<br>3-13 |
|                  | - P* 1                                      | Min        | Тур                     | Max          | Min             | Max                    | Min            | Max                  |                                                    |                                                         |
| tplH<br>tpHL     | Propagation Delay<br>CPA, CPB to Bn, An     | 6.5<br>6.5 | 11<br>11                | 15.5<br>15.5 |                 |                        |                |                      | ns                                                 |                                                         |
| tplH<br>tpHL     | Propagation Delay<br>CPA, CPB to FAB, FBA   | 4.0<br>4.0 | 7.0<br>7.0              | 10<br>10     |                 |                        |                |                      | ns                                                 | and the second second                                   |
| tplH<br>tpHL     | Propagation Delay<br>CFAB, CFBA to FAB, FBA | 5.5        | 9.0<br>9.0              | 12.5<br>12.5 | mun I<br>nanac  | nemati<br>nemati       | moo<br>a ripa: | aowt b<br>duct. I    | ns<br>ns                                           | A SECTION AND A SECTION AND ASSESSMENT                  |
| t <sub>PZH</sub> | Output Enable Time OEA or OEB to An or Bn   | 6.0        | 10<br>10                | 14<br>14     | 0mun<br>  9(0.1 | erine<br>rot uR        | Dedw<br>ans el | mines<br>puts, F     | do lloat deter<br>do lloat in<br>of s <b>an</b> to |                                                         |
| t <sub>PHZ</sub> | Output Disable Time OEA or OEB to An or Bn  | 6.0        | 10                      | 14<br>14     | otion is        | beng<br>teom           | s prin         | ub noi               | For expans                                         | Contract of the second                                  |

#### AC Operating Requirements: See Section 3 for waveforms

|                                          | 100 pt                                          | 54F/74F                                             | 54F                                | 74F                                    | Product C     | Full 16-BI                |
|------------------------------------------|-------------------------------------------------|-----------------------------------------------------|------------------------------------|----------------------------------------|---------------|---------------------------|
| Symbol                                   | Parameter                                       | T <sub>A</sub> = +25°C,<br>V <sub>CC</sub> = +5.0 V | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units         | Fig. No. 3-5 3-5 3-7 3-11 |
|                                          | E"                                              | Min Typ Max                                         | Min Max                            | Min Max                                |               |                           |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>An, Bn to CPA, CPB   | 5.0<br>5.0                                          |                                    | ction 6<br>sercial Grada               | ns es a rec   |                           |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW<br>An, Bn to CPA, CPB    | 0                                                   | bV AT                              | +5.0 V ±5%                             | VcoV<br>L= AT |                           |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH OR LOW CEA, CEB to CPA, CPB    | 8.0<br>8.0                                          |                                    | PC, 74F558P                            | 74ES7         | CONTRACTOR OF             |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW CEA or CEB to CPA or CPB | 0                                                   | C 84F                              | 00, 7465580                            | 746557        | Geramic                   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Pulse Width, HIGH or LOW<br>CPA or CPB          | 8.0<br>8.0                                          |                                    |                                        | ns            | 3-7                       |
| t <sub>w</sub> (H)                       | Pulse Width HIGH<br>CFAB or CFBA                | 8.0                                                 | .J.U 101 E n                       | L See Seduc                            | ns            |                           |
| trec                                     | Recovery Time<br>CFAB, CFBA to CPA, CPB         | 15                                                  | elu<br>Slu                         | ant brizoligit                         | ns ns         | 3-11                      |

Muhipher inputs

<sup>■</sup> Test limits in screened columns are preliminary.

## 54F/74F557 • 54F/74F558

8-Bit By 8-Bit Multipliers (With 3-State Outputs)

#### Description


The 'F557 and 'F558 are high-speed combinatorial arrays that multiply two 8-bit unsigned or signed twos complement numbers and provide the 16-bit unsigned or signed product. Each input operand X and Y has a mode control input that determines whether the number is treated as signed or unsigned. Additional inputs, Rs and Ru for the 'F558 or R for the 'F557, allow the addition of a bit for rounding to the best signed or unsigned fractional 8-bit result. For expansion during signed or mixed multiplication, both the true and complement outputs of the most significant bit are available. The 'F557 has output latches that store the results when LE is HIGH. Both devices have 3-state outputs for bus applications.

- Unsigned, Signed or Mixed Multiplication
- Full 16-Bit Product Outputs
- MSB Complement Output for Signed Expansion
- Rounding Inputs for Fractional 8-Bit Product

Ordering Code: See Section 6


| 3-6                | Commercial Grade                                                                             | Military Grade                                                                                          | Pkg  |
|--------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F557PC, 74F558PC                                                                           |                                                                                                         | 9L   |
| Ceramic<br>DIP (D) | 74F557DC, 74F558DC                                                                           | 54F557DM, 54F558DM                                                                                      | 4W   |

#### Connection Diagram




Pin assignments shown are for 'F558. LE and R shown in parentheses are pin assignments for 'F557.

| input Loading/                  | Fair-Out. See Section 5 for O.L. definitions | BENEAU GIONA STATE         |
|---------------------------------|----------------------------------------------|----------------------------|
| Pin Names                       | Description                                  | 54F/74F (U.L.)<br>HIGH/LOW |
| X <sub>0</sub> – X <sub>7</sub> | Multiplicand Inputs                          | 0.5/0.5                    |
| Y0 - Y7                         | Multiplier Inputs                            | 0.5/0.5 and the Test       |
| XM                              | Multiplicand Sign Control Input              | 0.5/0.5                    |
| YM                              | Multiplier Sign Control Input                | 0.5/0.5                    |
| R                               | Rounding Input ('F557)                       | 0.5/0.5                    |
| Rs                              | Signed Number Rounding Input ('F558)         | 0.5/0.5                    |
| Ru                              | Unsigned Number Rounding Input ('F558)       | 0.5/0.5                    |
| LE                              | Latch Enable Input (Active LOW) ('F557)      | 0.5/0.5                    |
| OE                              | 3-State Output Enable Input (Active LOW)     | 0.5/0.5                    |
| So - S15                        | Product Outputs                              | 50/12.5                    |
| S <sub>15</sub>                 | MSB Complement Output                        | 50/12.5                    |



GND = Pin 30 nl gnibnuot bengianu = R · wY · wX = bR

#### Logic Diagram 1 101 alluses but allevel fued pathouo?



\*Pin 11 is LE for 'F557 and Ru for 'F558.

#### Mode Select Table

| OPERATING | INPUT                          | MODE CONTROL<br>INPUTS         |    |                |
|-----------|--------------------------------|--------------------------------|----|----------------|
| MODE      | X <sub>0</sub> -X <sub>7</sub> | Y <sub>0</sub> -Y <sub>7</sub> | XM | Y <sub>M</sub> |
| Unsigned  | Unsigned                       | Unsigned                       | L  | L              |
| Mixed     | Unsigned                       | Twos<br>Complement             | L  | Н              |
|           | Twos<br>Complement             | Unsigned                       | Н  | L              |
| Signed    | Twos<br>Complement             | Twos<br>Complement             | Н  | Н              |

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

#### **Functional Description**

The 'F557 and 'F558 multipliers are 8 x 8 combinatorial logic arrays capable of multiplying numbers in unsigned, signed twos complement or mixed notation. Each 8-bit input operand X and Y has an associated mode control which determines whether the array treats the number as signed or unsigned. If the mode control X<sub>M</sub> or Y<sub>M</sub> is HIGH, the operand is treated as a twos complement number with the most significant bit having a negative weight; if the mode control is LOW, the operand is treated as an unsigned number.

The multipliers provide all 16 product bits generated by the multiplication. For expansion during signed or mixed multiplication, the most significant product bit has both true and complement available. Therefore, an adder may be used as a subtractor in many applications and the need for SSI circuits is eliminated.

The 'F557 has latches that store the product for pipelined operations. When LE is LOW the latches are transparent and their outputs change with their inputs. When LE is HIGH the latches are in the storage mode and new data cannot enter.

The 3-state output buffers are controlled by the active-LOW Output Enable  $\overline{OE}$  input. When  $\overline{OE}$  is LOW, the outputs are active; when  $\overline{OE}$  is HIGH, the outputs are in a high impedance (high-Z) state. Several multipliers can be connected on a common bus or used in a pipeline system for multiplications in higher speed systems.

#### Rounding

The 16-bit product can be truncated to eight bits by using the rounding input(s) to add one in either the  $2^7$  adder for unsigned numbers or in the  $2^6$  adder for signed numbers. The 'F558 has separate rounding

inputs Rs and Ru for signed or unsigned numbers, respectively. The 'F557 has a single rounding input R and develops the proper rounding by internally combining R with  $X_M$  and  $Y_M$  as follows:

 $R_U = \overline{X}_M \cdot \overline{Y}_M \cdot R =$  unsigned rounding input to 27 adder  $R_S = (X_M \pm Y_M)R =$  signed rounding input to 26 adder

Rounding input levels and results for the various modes are shown in *Tables 1* and *2. Figure a* shows how Rs and Ru would normally be used for rounding signed and unsigned fractional multipliers.

Table 1 'F557 Rounding Inputs


|    | INPUTS |   | AD  | DS  |
|----|--------|---|-----|-----|
| XM | YM     | R | 27  | 26  |
| L  | L      | Н | Yes | No  |
| L  | 8 × H  | Н | No  | Yes |
| Н  | YARKA  | Н | No  | Yes |
| Н  | Н      | Н | No  | Yes |
| X  | X      | L | No  | No  |

Table 2 'F558 Rounding Inputs

| INPUTS ADDS |      | DS  | Normally Used Wi |                    |                    |
|-------------|------|-----|------------------|--------------------|--------------------|
| Ru          | Rs   | 27  | 26               | XM                 | YM                 |
| L           | Lass | No  | No               | X                  | X                  |
| L           | Н    | No  | Yes              | X <sub>M</sub> + \ | Y <sub>M</sub> = H |
| HIS         | ari_ | Yes | No               | L                  | L                  |
| Н           | Hug  | Yes | Yes              | *                  | *                  |

<sup>\*</sup> Most rounding applications require a HIGH level for R<sub>U</sub> or R<sub>S</sub>, but not both.

Fig. a Rounded Products



#### Signed Expansion

The most significant product bit has both true and complement outputs available. When building larger signed multipliers the partial products, except at the lower stages, are signed numbers. These unsigned and signed partial products must be added to give the correct signed product. For example, to obtain the correct signed product when using MSI adders the "carry" from the previous adder stage must be added to the sum of the two negative most significant partial product bits. The result of this addition

must be a positive sum and a negative carry (borrow). The equations are:

$$S = A + B + C$$
  
 $CO = A \cdot B + B \cdot \overline{C} + \overline{C} \cdot A$ 

where C is the Carry In and A and B the sign bits of the two partial products.

An adder produces the equations:

$$S = A + B + C$$
  
 $C_0 = A \cdot B + B \cdot C + C \cdot A$ 

Therefore, if the inversion of A and B is used, then the adder produces the inversion of the negative carry since

$$A \cdot B + B \cdot \overline{C} + \overline{C} \cdot A = \overline{A} \cdot \overline{B} + \overline{B} \cdot C + \overline{A} \cdot C$$

and the sum remains the same.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol    | Id-8 prints Parameter custom to   | 54F/74F  |     |     | Units   | Conditions                                              |  |
|-----------|-----------------------------------|----------|-----|-----|---------|---------------------------------------------------------|--|
|           | The mode control inputs of the fo | Min      | Тур | Max | - Cinto | the up into 8-bit septions;                             |  |
| Icc bound | Power Supply Current              | duce the | 200 | 280 | ss mA   | V <sub>CC</sub> = Max × × × × × × × × × × × × × × × × × |  |

AC Characteristics: See Section 3 for waveforms and load configurations

|                  | ulliplication.                                                                            | m b. 5     | 54F/74F                                                      |          | 5   | 54F                                                           |     | 4F                   | to fid the | ost signific |
|------------------|-------------------------------------------------------------------------------------------|------------|--------------------------------------------------------------|----------|-----|---------------------------------------------------------------|-----|----------------------|------------|--------------|
| Symbol           | Parameter                                                                                 | Vcc        | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 V$<br>$C_L = 50 pF$ |          |     | T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF |     | /cc =<br>om<br>50 pF | Units      | Fig.<br>No.  |
|                  |                                                                                           | Min        | Тур                                                          | Max      | Min | Max                                                           | Min | Max                  |            |              |
| tplH<br>tpHL     | Propagation Delay<br>X <sub>n</sub> or Y <sub>n</sub> to S <sub>n</sub> , S <sub>15</sub> |            | 45<br>45                                                     | 70<br>70 |     |                                                               |     |                      | ns         | 3-1<br>3-10  |
| tplH<br>tpHL     | Propagation Delay LE to S <sub>n</sub> , S <sub>15</sub> ('F557)                          | 20<br>20   |                                                              |          |     |                                                               |     |                      | ns         | 3-1<br>3-8   |
| t <sub>PZH</sub> | Output Enable Time OE to Sn or S <sub>15</sub>                                            | 6.0<br>6.0 | 10<br>10                                                     | 14<br>14 |     |                                                               |     |                      | ns         | 3-1          |
| t <sub>PHZ</sub> | Output Disable Time OE to Sn or S15                                                       | 9.0<br>6.0 | 15<br>10                                                     | 21<br>14 |     |                                                               |     |                      | 113        | 3-12<br>3-13 |

Test limits in screened columns are preliminary.

AC Operating Requirements ('F557 Only): See Section 3 for waveforms

|                                          | ters squappe and a                        | 54F/74F                                           | 54F                                | 74F                                    | Units               | Fig.<br>No. |
|------------------------------------------|-------------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|---------------------|-------------|
| Symbol                                   | Parameter 3 8 8 8                         | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com |                     |             |
|                                          | I is the Carry In and A and B the x       | Min Typ Max                                       | Min Max                            | Min Max                                |                     |             |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW, Xn or Yn to LE   | 65<br>65                                          |                                    |                                        | ns                  | 3-14        |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or<br>LOW, Xn or Yn to LE | 0                                                 | aunt rited a                       | ed tid soutid                          | nglan<br>n togolito | gned Expr   |
| t <sub>w</sub> (L)                       | LE Pulse Width LOW                        | 10                                                | il paleliud n                      | railable. Whe                          | s insuc             | 3-8         |

■ Test limits in screened columns are preliminary.

#### **Applications**

#### 16 x 16 Twos Complement Multiplier


The 'F558 8 x 8 multiplier can be used with standard MSI adder circuits to build larger multipliers. Figure b illustrates the use of four 'F558 multipliers and ten 16-pin 4-bit 54F/74F283 adders to form a 16 x 16-bit twos complement multiplier with a typical multiplication time of 90 ns. The 16-bit operands are split up into 8-bit sections:

$$\begin{array}{l} X \cdot Y = (X_{0-7} + X_{8-15}28) \cdot (Y_{0-7} + Y_{8-15}28) \\ = X_{0-7} \cdot Y_{0-7} + 28 \cdot (X_{0-7} \cdot Y_{8-15} + X_{8-15} \cdot Y_{0-7}) = \\ + 216 \cdot (X_{8-15} \cdot Y_{8-15}) \end{array}$$

Since  $X_8 - X_{15}$  and  $Y_8 - Y_{15}$  are signed numbers, the most significant bit of all the partial products (except

the first) carries a negative weight. Therefore, at these negative bit positions the partial product bits must be subtracted rather than added. This subtraction is done in the middle of the network at the 215 bit position by using the inverted output of the most significant product bits from the multipliers to obtain a 'borrow' signal from the last sum output of the appropriate 'F283. This 'borrow' is then used to either add zero or minus 1 to the remaining 8-bit adder section. The mode control inputs of the four 'F558 devices are tied to the logic levels required to produce the correctly signed partial products. Rounding to the best 16-bit fractional product is made by tying the Rs input of one of the middle multipliers to Vcc. Appropriate connection of the adders and mode control logic levels will yield 16 x 16 unsigned multiplication.

Fig. b High-speed 16 x 16 Twos Complement Multiplication



## 54F/74F568 • 54F/74F569

4-Bit Bidirectional Counters (With 3-State Outputs)

#### Description


The 'F568 and 'F569 are fully synchronous, reversible counters with 3-state outputs. The 'F568 is a BCD decade counter; the 'F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/ $\overline{D}$  input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry ( $\overline{CC}$ ) and Terminal Count ( $\overline{TC}$ ) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces the output buffers into the high-impedance state but does not prevent counting, resetting or parallel loading.

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems


#### Ordering Code: See Section 6

|                    | Commercial Grade                                                 | Military Grade                                                                                            | Pkg  |
|--------------------|------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------|
| Pkgs               | V <sub>CC</sub> = +5.0 V ±5%,<br>T <sub>A</sub> = 0° C to +70° C | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_{A} = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F568PC, 74F569PC                                               | no no no na                                                                                               | 9Z   |
| Ceramic<br>DIP (D) | 74F568DC, 74F569DC                                               | 54F568DM, 54F569DM                                                                                        | 4E   |
| Flatpak<br>(F)     |                                                                  | 54F568FM, 54F569FM                                                                                        | 4D   |

#### Connection Diagram



#### **Logic Symbol**





V<sub>CC</sub> = Pin 20 GND = Pin 10

| Pin Names                       | Description                              | 54F/74F (U.L.)<br>HIGH/LOW |
|---------------------------------|------------------------------------------|----------------------------|
| Po - P3                         | Parallel Data Inputs                     | 0.5/0.375                  |
| CEP                             | Count Enable Parallel Input (Active LOW) | 0.5/0.375                  |
| CET                             | Count Enable Trickle Input (Active LOW)  | 0.5/0.75                   |
| CP                              | Clock Pulse Input (Active Rising Edge)   | 0.5/0.375                  |
| PE                              | Parallel Enable Input (Active LOW)       | 0.5/0.375                  |
| U/D                             | Up/Down Count Control Input              | 0.5/0.375                  |
| OE                              | Output Enable Input (Active LOW)         | 0.5/0.375                  |
| MR                              | Master Reset Input (Active LOW)          | 0.5/0.375                  |
| SR                              | Synchronous Reset Input (Active LOW)     | 0.5/0.375                  |
| O <sub>0</sub> - O <sub>3</sub> | 3-State Parallel Data Outputs            | 25/12.5                    |
| TC                              | Terminal Count Output (Active LOW)       | 25/12.5                    |
| CC                              | Clocked Carry Output (Active LOW)        | 25/12.5                    |











#### State Diagrams

#### 'F568





#### **Functional Description**

The 'F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The 'F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flipflops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs — Master Reset  $(\overline{MR})$ , Synchronous Reset  $(\overline{SR})$ , Parallel Enable  $(\overline{PE})$ , Count Enable Parallel  $(\overline{CEP})$  and Count Enable Trickle  $(\overline{CET})$ —plus the Up/Down  $(U/\overline{D})$  input, determine the mode of operation, as shown in the Mode Select

Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{MR}$ ,  $\overline{SR}$  and  $\overline{PE}$  HIGH,  $\overline{CEP}$  and  $\overline{CET}$  permit counting when both are LOW. Conversely, a HIGH signal on either  $\overline{CEP}$  or  $\overline{CET}$  inhibits counting.

The 'F568 and 'F569 use edge-triggered flip-flops and changing the SR, PE, CEP, CET or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count  $\overline{(TC)}$ 

#### **Mode Select Table**

| INPUTS |    |    |     |     |     | OPERATING          |
|--------|----|----|-----|-----|-----|--------------------|
| MR     | SR | PE | CEP | CET | U/D | MODE               |
| L      | X  | Х  | X   | X   | X   | Asynchronous Reset |
| Н      | L  | X  | X   | X   | X   | Synchronous Reset  |
| Н      | Н  | L  | X   | X   | X   | Parallel Load      |
| Н      | н  | н  | н   | X   | X   | Hold               |
| Н      | Н  | Н  | X   | Н   | X   | Hold               |
| Н      | Н  | Н  | L   | L   | Н   | Count Up           |
| Н      | Н  | Н  | L   | L   | L   | Count Down         |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

output is normally HIGH and goes LOW providing CET is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the 'F568. 15 for the 'F569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure a shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cummulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure b are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up

mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 ('F568) or 16 ('F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops. registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (OE) is LOW, the parallel data outputs O<sub>0</sub> - O<sub>3</sub> are active and follow the flipflop Q outputs. A HIGH signal on OE forces O<sub>0</sub> - O<sub>3</sub> to the high-Z state but does not prevent counting. loading or resetting.

#### CC Truth Table if all and secret visuonomonyse bas

| bris t | INP     | OUTPUT |       |                |
|--------|---------|--------|-------|----------------|
| CEP    | CET     | TC*    | to CP | CC             |
| Hani   | X       | X      | X     | 1371005 sepins |
| X      | Н       | X      | X     | H H            |
| X      | X       | Н      | X     | H H H          |
| L      | E Commo | L      | T     | 1              |

<sup>\* =</sup> TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level N1-apple say pazal bins 8663' ant

X = Immaterial Law of the CET of UNIT lairness X

Logic Equations: 3 and at 01-olubora should 8667 ant

Count Enable = CEP . CET . PE mora sonsupez

Up ('F568):  $\overline{TC} = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$ 

(F569):  $\overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$ 

Down (Both):  $\overline{TC} = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (Down) \cdot \overline{CET}$ 

Fig a Multistage Counter with Ripple Carry





Fig b Multistage Counter with Lookahead Carry



#### DC Characteristics over Operating Temperature Range (unless otherwise specified) and ameniape A pullsted COA

| Symbol | Parameter             | 54F/74F     | Units | Conditions            |  |
|--------|-----------------------|-------------|-------|-----------------------|--|
|        | TA. Vice = TA. Vice = | Min Typ Max |       |                       |  |
| Icc -  | Power Supply Current  | 40 60       | mA    | V <sub>CC</sub> = Max |  |
|        | Viin Max Wiin Max     |             |       |                       |  |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|                      |                                             | 54F.                         | /74F                       | 54                                            | F WO  | 74F                                                           | miT bloi-             | (H) nl      |
|----------------------|---------------------------------------------|------------------------------|----------------------------|-----------------------------------------------|-------|---------------------------------------------------------------|-----------------------|-------------|
| Symbol               | Parameter                                   | Vcc =                        | +25° C,<br>+5.0 V<br>50 pF | T <sub>A</sub> , V<br>M<br>C <sub>L</sub> = 8 | ilwo. | T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF | Setup Tur<br>CatinU C | Fig. No.    |
|                      | an                                          | Min T                        | ур Мах                     | Min                                           | Max   | Min Max                                                       | Hold Time             | (H) rd      |
| f <sub>max</sub>     | Maximum Clock frequency                     | 75                           |                            |                                               |       | ET TO CP                                                      | MHz                   | 3-1, 3-7    |
| tPLH<br>tPHL 8-8     | Propagation Delay CP to On (PE HIGH or LOW) |                              | 7.0 10<br>9.0 12.5         |                                               | WO.   | e, Might or                                                   | NT GUIDS<br>NS 39     | 3-1<br>3-7  |
| tplH<br>tpHL         | Propagation Delay<br>CP to TC               | Section 2011 Annual Property | 0.5 15<br>0.5 15           |                                               | VVC   | J 10 HOH A                                                    | 90 ns 39              | 3-1<br>3-7  |
| tPLH<br>tPHL 8-8     | Propagation Delay CET to TC                 |                              | 6.5 9.0<br>5.5 8.0         |                                               | WO.   | e, HIGH on                                                    | IO ons AU             | 3-1<br>3-4  |
| tplH<br>tpHL         | Propagation Delay U/D to TC                 |                              | 6.5 9.0<br>7.5 10          |                                               | WC    | I, HIGHT OF E                                                 | ons U                 | 3-1<br>3-2  |
| tplH<br>tpHL         | Propagation Delay<br>CP to CC               |                              | 6.0 8.5<br>5.0 7.0         |                                               | WO.   | е, ніся ог                                                    | SO ns AS              | 3-1<br>3-4  |
| tplH<br>tpHL         | Propagation Delay CEP, CET to CC            |                              | 6.0 8.5<br>8.0 12          |                                               | ¥7C   | U 10 HIJIH ,                                                  | SA sa CP              | 3-1<br>3-4  |
| t <sub>PHL</sub> V-8 | Propagation Delay MR to On                  | 6.0                          | 10 14                      | VVC                                           | 01 LC | Width, HIGH                                                   | ealug 40<br>ns        | 3-1<br>3-11 |
| t <sub>PZH</sub>     | Output Enable Time OE to On                 |                              | 10 14<br>12 17             |                                               | -     | Width LOW<br>ery Time                                         | rease AM              | 3-1<br>3-12 |
| tpHZ 1-8             | Output Disable Time OE to On                |                              | 6.0 8.5<br>6.0 8.5         |                                               |       |                                                               | SR Recov              | 3-13        |

<sup>■</sup> Test limits in screened columns are preliminary.

| 568 • Symbol                             | 569<br>Parameter                        | $T_A = +25^{\circ} C,$<br>$V_{CC} = +5.0 \text{ V}$ | TA, VCC =   | TA, VCC =             | Units                  | Fig.    |  |
|------------------------------------------|-----------------------------------------|-----------------------------------------------------|-------------|-----------------------|------------------------|---------|--|
|                                          | XBM - 339 } PM - 3                      | Min Typ Max                                         | Min Max     | Min Max               |                        |         |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>Pn to CP     | 5.0<br>7.0                                          | or wavelorm | e Section 3           | s3 tantishei           | 3-5     |  |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW<br>Pn to CP      | 3.0<br>3.0                                          |             |                       |                        | 3-3     |  |
| t <sub>s</sub> (H)                       | Setup Time, HIGH or LOW                 | 10<br>10                                            |             | Paramater             | ns                     | 3-5     |  |
| th (H)                                   | Hold Time, HIGH or LOW CEP or CET to CP | 0                                                   | vans        | Clack frequ           |                        | 3-3     |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW PE to CP        | 10<br>7.0                                           | rwou        | n Delay<br>PE HIGH or | itagaqo19<br>O ns 90   | 3-5 JM9 |  |
| th (H)                                   | Hold Time, HIGH or LOW PE to CP         | 0                                                   |             | ysleQ no              | Propagati<br>CP to 1G  | HJ91    |  |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW U/D to CP       | 14<br>14                                            |             | on Delay              | ns 30                  | 3-5     |  |
| th (H)                                   | Hold Time, HIGH or LOW U/D to CP        | 0                                                   |             | on Delay              | Propagati<br>U/D to TC | HUR     |  |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW SR to CP        | 8.0<br>6.0                                          |             | on Deley              | dagagora<br>Oo ns 10   | 3-5     |  |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW                  | 3.0<br>3.0                                          |             | ysteO no              | Propagati<br>GEP, CE1  | HLIP    |  |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | CP Pulse Width, HIGH or LOW             | 4.5<br>6.5                                          |             | na Delay              | ns q                   | 3-7     |  |
| t <sub>w</sub> (L)                       | MR Pulse Width LOW                      | 5.0                                                 |             | smiT elds             | ns                     | 3-11    |  |
| trec                                     | MR Recovery Time                        | 7.0                                                 |             |                       | no ns                  | 3-11    |  |
| trec 81-8                                | SR Recovery Time                        | 8.0                                                 |             | amiT elds             | ns                     | 3-11589 |  |

■ Test limits in screened columns are preliminary.

#### 4

## 54F/74F588

#### Octal Bidirectional Transceiver

(With 3-State Inputs/Outputs and IEEE-488 Termination Resistors)

#### Description


The 'F588 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. The B ports have termination resistors as specified in the IEEE-488 specifications. Current sinking capability is 20 mA at the A ports and 48 mA at the B ports. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-impedance condition.

- Non-inverting Buffers
- Bidirectional Data Path
- B Outputs Sink 48 mA, Source 15 mA


Ordering Code: See Section 6

|                    | Commercial Grade                                                                          | Military Grade                                                                              | Pkg  |
|--------------------|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ | Туре |
| Plastic<br>DIP (P) | 74F588PC                                                                                  |                                                                                             | 9Z   |
| Ceramic<br>DIP (D) | 74F588DC                                                                                  | 54F588DM                                                                                    | 4E   |
| Flatpak<br>(F)     |                                                                                           | 54F588FM                                                                                    | 4D   |

#### Connection Diagram



Logic Symbol




V<sub>CC</sub> = Pin 20 GND = Pin 10

| Pin Names                       | Description                      | <b>54F/74F (U.L.)</b><br>HIGH/LOW |
|---------------------------------|----------------------------------|-----------------------------------|
| OE<br>T/R                       | Output Enable Input (Active LOW) | 1.0/0.94                          |
| T/R                             | Transmit/Receive Control Input   | 0.5/0.47                          |
| A <sub>0</sub> - A <sub>7</sub> | A Port Inputs or                 | 1.75/0.41                         |
|                                 | 3-State Outputs                  | 75/12.5                           |
| B <sub>0</sub> - B <sub>7</sub> | B Port Inputs or                 | T*/2.0                            |
|                                 | 3-State Outputs                  | 130/30                            |

<sup>\*</sup>T = Restive Termination per IEEE-488 Standard






Truth Table

| INP   | UTS | OUTPUTS                     |
|-------|-----|-----------------------------|
| OE    | T/R | Octal Bidirectional Transce |
| 1 681 | L   | Bus B Data to Bus A         |
| L     | Н   | Bus A Data to Bus B         |
| Н     | X   | High Impedance              |

Logic Diagram



DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                                                                |                                    |                                          | 54F/74F                |                         | Units         | Conditions                                                                                                   |
|------------------------------------|------------------------------------------------------------------------------------------|------------------------------------|------------------------------------------|------------------------|-------------------------|---------------|--------------------------------------------------------------------------------------------------------------|
| Symbol                             | rarameter                                                                                |                                    | Min                                      | Тур                    | Max                     | Oille         | 16-Bit Stifft Aegiste                                                                                        |
| Vон                                | Output HIGH Voltage<br>A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub> |                                    | 2.4                                      |                        |                         | V             | $I_{OH} = -3.0$ mA, $V_{CC} = Min$<br>$V_{IN} = V_{IH}$ , $\overline{OE} = LOW$ ,<br>$T/\overline{R} = HIGH$ |
| VoL                                | Output LOW Voltage<br>B <sub>0</sub> - B <sub>7</sub>                                    | XM                                 |                                          |                        | 0.55                    | ٧             | $I_{OL} = 48 \text{ mA}$ $\overline{OE} = LOW$ , $I_{OL} = 64 \text{ mA}$ $T/R = HIGH$                       |
| VNL                                | No-load Voltage<br>B <sub>0</sub> - B <sub>7</sub>                                       |                                    | 2.5                                      |                        | 3.7                     | ٧             | T/R = LOW, IouT = 0                                                                                          |
| V <sub>T+</sub> - V <sub>T</sub> - | Hysteresis Voltage<br>B <sub>0</sub> - B <sub>7</sub>                                    | tid-ät<br>for seria                | 0.2                                      | t registe<br>ther as a | Fout shift<br>serves et | rial-in/sarig | $T/\overline{R}$ , $\overline{OE}$ = LOW, $V_{CC}$ = Min                                                     |
| Int o Es                           | Input HIGH Current<br>Breakdown Test, A <sub>0</sub> - A <sub>7</sub>                    | recordings<br>the shift<br>id. The | the national<br>lents of<br>Substitution | the conduction         | 100                     | μΑ            | V <sub>IN</sub> = 5.5 V signs shide ent n                                                                    |
| IIH: D US                          | Input HIGH Current<br>B <sub>0</sub> - B <sub>7</sub>                                    | te ant atr<br>bas paid             | 0.7                                      | loaded<br>revents      | 2.5                     | mA            | V <sub>IN</sub> = 5.0 V, T/R = LOW                                                                           |
| IIL OF ST                          | Input LOW Current<br>B <sub>0</sub> - B <sub>7</sub>                                     |                                    | 1.3                                      | S SIV DS               | 3.2                     | mA            | $V_{IN} = 0.4 \text{ V}, \text{ T/}\overline{\text{R}} = \text{LOW}$                                         |
| I <sub>IH</sub> + I <sub>OZH</sub> | 3-State Output OFF<br>Current HIGH, A <sub>0</sub> - A <sub>7</sub>                      |                                    |                                          |                        | 70                      | μΑ            | V <sub>IN</sub> = 2.7 V, T/R = HIGH<br>V <sub>CC</sub> = Max                                                 |
| loc                                | Power Supply Current                                                                     |                                    |                                          | 128                    | 192                     | mA            | OE = HIGH, Vcc = Max                                                                                         |

#### AC Characteristics: See Section 3 for waveforms and load configurations

|                  | la maria de la composition della composition del | ny man     | 54F/74                  | F          | - 54 | 4F                     | 74F                            | 0.000 1901   | O Bildenio      |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------|------------|------|------------------------|--------------------------------|--------------|-----------------|
| Symbol           | Parameter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Vc         | = +25 $c = +5$ $L = 50$ | .0 V       | / N  | /cc =<br>/iii<br>50 pF | TA, VCC =<br>Com<br>CL = 50 pF | ooV<br>Units | Fig. 939<br>No. |
|                  | LAC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Min        | Тур                     | Max        | Min  | Max                    | Min Max                        |              | Plastic         |
| tplH<br>tpHL     | Propagation Delay<br>A to B or B to A                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 3.5<br>3.5 | 6.5<br>6.5              | 9.1<br>9.1 |      |                        | AF673DC                        | ns           | 3-1<br>3-4      |
| tpzh<br>tpzL     | Output Enable Time T/R or OE to A or B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 4.0<br>5.5 | 7.0<br>8.5              | 10<br>14   |      |                        |                                | ns           | 3-1<br>3-12     |
| t <sub>PHZ</sub> | Output Disable Time T/R or OE to A or B                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 5.5<br>4.0 | 8.5<br>7.0              | 14<br>10   |      |                        |                                | 113          | 3-13            |

■ Test limits in screened columns are preliminary.

|                                           |                                                                                                                                                                                                                            | S4F/74F (U.L.) HIGH/LOW                                                |
|-------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|
| CS<br>SHCP<br>STMR<br>STCP<br>BLO<br>SI/O | Chip Select Input (Active LOW) Shift Clock Pulse Input (Active Failing Edger) Store Mester Reset Input (Active LOW) Store Clock Pulse Input Read-Write Input Serial Data Input 3-State Serial Output Parellel Data Outputs | 0.6/0.375<br>0.6/0.375<br>0.6/0.375<br>0.6/0.375<br>25/12.6<br>25/12.6 |

## 54F/74F673

16-Bit Shift Register (Serial-in/Serial-Parallel Out)

Connection Diagram

#### Description

The 'F673 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. A single pin serves either as an input for serial entry or as a 3-state serial output. In the Serial-out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.

- Serial-to-Parallel Converter
- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-out Storage Register
- Recirculating Serial Shifting
- Recirculating Parallel Transfer
- Common Serial Data I/O Pin

CS 1 24 VCC 23 Q<sub>15</sub> SHCP 2 R/W 3 22 Q<sub>14</sub> STMR 4 21 Q<sub>13</sub> STCP 5 20 Q12 19 Q<sub>11</sub> SI/O 6 Q0 7 18 Q<sub>10</sub> Q1 8 17 Qg 16 Q<sub>8</sub> Q2 9 Q<sub>3</sub> 10 15 Q7 Q4 11 14 Q6 13 Q<sub>5</sub> GND 12

Ordering Code: See Section 6

|                    | Commercial Grade                                                                          | Military Grade                                                                                            | Pkg  |
|--------------------|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|------|
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>= $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F673PC                                                                                  | Min Service Min                                                                                           | 9N   |
| Ceramic<br>DIP (D) | 74F673DC                                                                                  | 54F673DM                                                                                                  | 6N   |
| Flatpak<br>(F)     | 6n                                                                                        | 54F673FM                                                                                                  | 4M   |

| Pin Names        | Description                                   | 54F/74F (U.L.)<br>HIGH/LOW |
|------------------|-----------------------------------------------|----------------------------|
| CS               | Chip Select Input (Active LOW)                | 0.5/0.375                  |
| SHCP             | Shift Clock Pulse Input (Active Falling Edge) | 0.5/0.375                  |
| STMR             | Store Master Reset Input (Active LOW)         | 0.5/0.375                  |
| STCP             | Store Clock Pulse Input                       | 0.5/0.375                  |
| $R/\overline{W}$ | Read/Write Input                              | 0.5/0.375                  |
| SI/O             | Serial Data Input or                          | 1.75/0.375                 |
|                  | 3-State Serial Output                         | 25/12.5                    |
| Q0 - Q15         | Parallel Data Outputs                         | 25/12.5                    |

## 4


## **Functional Description**

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous master reset  $\overline{(STMR)}$  input that overrides all other inputs and forces the  $Q_0$  –  $Q_{15}$  outputs LOW. The storage register is in the Hold mode when either  $\overline{CS}$  or the Read/Write  $(R/\overline{W})$  input is HIGH. With  $\overline{CS}$  and  $R/\overline{W}$  both LOW, the storage register is parallel loaded from the shift register.

To prevent false clocking of the shift register, SHCP should be in the LOW state during a LOW-to-HIGH transition of  $\overline{CS}$ . To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of  $\overline{CS}$  if R/ $\overline{W}$  is LOW, and should also be LOW during a HIGH-to-LOW transition of R/ $\overline{W}$  if  $\overline{CS}$  is LOW.

## Logic Symbol



V<sub>CC</sub> = Pin 24 GND = Pin 12

## Storage Register Operations Table

| C        | ONTRO | OPERATING |       |                       |  |  |  |
|----------|-------|-----------|-------|-----------------------|--|--|--|
| STMR     | CS    | R/W       | STCP  | MODE                  |  |  |  |
| Take Jan | X     | X         | Х     | Reset;<br>Outputs LOW |  |  |  |
| Н        | Н     | X         | X     | Hold                  |  |  |  |
| Н        | X     | H         | X     | Hold                  |  |  |  |
| Н        | L     | LANC      | 10250 | Parallel Load         |  |  |  |


# **Shift Register Operations Table**

|    | CONTRO | L INPUTS | , Am | SI/O              | OPERATING MODE                      |
|----|--------|----------|------|-------------------|-------------------------------------|
| CS | R/W    | SHCP     | STCP | STATUS            | OT ETIMENTO MODE                    |
| H  | X<br>L | Х        | X    | High Z<br>Data In | Hold<br>Serial Load                 |
| L  | Н      | L        | L    | Data Out          | Serial Output<br>with Recirculation |
| L  | н      | Z        | н    | Active            | Parallel Load;<br>No Shifting       |

H = HIGH Voltage Level L = LOW Voltage Level

L = LOW voltage Le

X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

# DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                |    |     | 54F/74F | W.  | Units | Conditions                                     |
|------------------------------------|------------------------------------------|----|-----|---------|-----|-------|------------------------------------------------|
|                                    | bloH X H                                 |    | Min | Тур     | Max |       |                                                |
| I <sub>IH</sub> + I <sub>OZH</sub> | 3-State Output OFF<br>Current HIGH, SI/O | 41 | H   |         | 70  | μΑ    | V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max |
| IIL + IOZL                         | 3-State Output OFF<br>Current LOW, SI/O  |    |     |         | 650 | μΑ    | V <sub>IN</sub> = 0.5 V, V <sub>CC</sub> = Max |
| Icc                                | Power Supply Current                     |    |     | 106     | 160 | mA    | Vcc = Max                                      |

|                           | JOSES DESIGNATO                     | STATUS            | этсе | SHOP | WA | 25 |  |
|---------------------------|-------------------------------------|-------------------|------|------|----|----|--|
| Co. Service Marketine Co. | Hold<br>Serial Load                 | High Z<br>Data in |      | ×    | X  |    |  |
|                           | Serial Output<br>with Recirculation | Data Out          | 1    | -5   |    |    |  |
|                           | Parallel Load;<br>No Shifting       |                   | н    |      |    |    |  |

# AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                         |            | 54F/74                  | F          | 54F                                                           | 74F                                                                 | F1077 | 1 / 1994    |
|------------------|-----------------------------------------|------------|-------------------------|------------|---------------------------------------------------------------|---------------------------------------------------------------------|-------|-------------|
| Symbol           | Parameter                               | Vc         | = +25 $c = +5$ $c = 50$ | .0 V       | T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF | T <sub>A</sub> , V <sub>CC</sub> =<br>Com<br>C <sub>L</sub> = 50 pF | Units | Fig. 8      |
|                  | -                                       | Min        | Тур                     | Max        | Min Max                                                       | Min Max                                                             |       | nolighose   |
| f <sub>max</sub> | Maximum Clock Frequency                 | 100        | 140                     |            | ria isnes ma                                                  | r Telaiget Rit                                                      | MHz   | 3-1, 3-8    |
| tplH<br>tpHL     | Propagation Delay<br>STCP to Qn         | 7.5 9.5    | 13<br>16                | 18<br>22   | ut mode the                                                   | the Senai-r                                                         | ns    | 3-1<br>3-7  |
| tphL             | Propagation Delay STMR to Qn            | 6.0        | 10                      | 14         | 2000                                                          | vsfelgs8 11                                                         | ns    | 3-1<br>3-11 |
| tplH<br>tpHL     | Propagation Delay SHCP to SI/O          | 4.5<br>5.0 | 8.0<br>9.0              | 11<br>12.5 |                                                               | Shiftling<br>LI/O Pin                                               | ns    | 3-1<br>3-8  |
| tpzh<br>tpzL     | Output Enable Time<br>CS or R/W to SI/O | 3.0<br>3.0 | 5.0<br>5.0              | 7.0<br>7.0 |                                                               | 8 naite                                                             | ns    | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time CS or R/W to SI/O   | 3.0        | 5.0<br>5.0              | 7.0<br>7.0 |                                                               | bard feloren                                                        |       | 3-13        |

# AC Operating Requirements: See Section 3 for waveforms

|                                          |                                           | 54F/74F                                           | 54F                                | 74F                                    |        | 018 (8)     |
|------------------------------------------|-------------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|--------|-------------|
| Symbol                                   | Parameter                                 | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com | Units  | Fig.<br>No. |
|                                          | Mil                                       | Min Typ Max                                       | Min Max                            | Min Max                                |        | Flatpak     |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW CS or R/W to STCP | 7.0<br>7.0                                        |                                    |                                        | ns     | 3-5         |
| th (H)                                   | Hold Time, HIGH or LOW  CS or R/W to STCP | 0                                                 | J.U not & no                       | ote See Sect                           |        | so.l high   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW SI/O to SHCP      | 3.0<br>3.0                                        | sleg                               | ratio Deta in                          | ns     | 3-6         |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW SI/O to SHCP       | 0 0                                               | Li evitoA i iui<br>Li evitoA i fu  | ilio Salect In<br>ock Pulse In         | (C)    | CS<br>CP    |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW CS or R/W to SHCP | 5.0<br>5.0                                        | to<br>tala input or                | ed/Write Int                           | ns     | 3-6         |
| th (H)                                   | Hold Time, HIGH or LOW CS or R/W to SHCP  | 0 0                                               | 209808                             | State Serial                           | -8     |             |
| t <sub>w</sub> (H) t <sub>w</sub> (L)    | SHCP Pulse Width,<br>HIGH or LOW          | 4.0<br>5.0                                        |                                    |                                        | ns los | 3-8 20-2    |
| t <sub>w</sub> (H) t <sub>w</sub> (L)    | STCP Pulse Width,<br>HIGH or LOW          | 5.0<br>10                                         |                                    |                                        | ns     | 3-7         |
| t <sub>w</sub> (L)                       | STMR Pulse Width LOW                      | 7.0                                               |                                    |                                        | ns     | 3-11        |
| t <sub>rec</sub>                         | Recovery Time STMR to STCP                | 10                                                |                                    |                                        | ns     | 3-11        |

Test limits in screened columns are preliminary.

16-Bit Shift Register

(Serial-Parallel-in/Serial-out)

## Description


The 'F674 is a 16-bit shift register with serial and parallel load capability and serial output. A single pin serves alternately as an input for serial entry or as a 3-state serial output. In the Serial-out mode the data recirculates in the register. Chip Select, Read/Write and Mode inputs provide control flexibility.

- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-in/Serial-out Converter
- Recirculating Serial Shifting
- Common Serial Data I/O Pin

Ordering Code: See Section 6

| Ordering oo        | ac. occ occitor o                                                                            |                                                                                                         |      |
|--------------------|----------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|
| 81-18              | Commercial Grade                                                                             | Military Grade                                                                                          | Pkg  |
| Pkgs               | $V_{CC} = +5.0 \text{ V } \pm 5\%,$<br>$T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |
| Plastic<br>DIP (P) | 74F674PC                                                                                     | ) for waveforms                                                                                         | 9N   |
| Ceramic<br>DIP (D) | 74F674DC                                                                                     | 54F674DM                                                                                                | 6N   |
| Flatpak            | veld oild veld                                                                               | FAFGTAFAA                                                                                               | 414  |

## Connection Diagram



Input Loading/Fan-Out: See Section 3 for U.L. definitions

xeta aita xeM


| Pin Names            | Description                    | Wol   | 10 STOP  | 54F/74F (U.L.)<br>HIGH/LOW | (L) of  |
|----------------------|--------------------------------|-------|----------|----------------------------|---------|
| Po - P <sub>15</sub> | Parallel Data Inputs           |       | 90       | 0.5/0.375                  | (J) at  |
| CS                   | Chip Select Input (Active LOW) | W/O 6 | W MENH   | 0.5/0.375                  | (H) vit |
| CP                   | Clock Pulse Input (Active LOW) |       | GF       | 0.5/0.375                  |         |
| M                    | Mode Select Input              |       |          | 0.5/0.375                  |         |
| $R/\overline{W}$     | Read/Write Input               | WOJ   | o HOIH o | 0.5/0.375                  |         |
| SI/O                 | 3-State Serial Data Input or   |       | 10 SHOP  | 1.75/0.375                 |         |
|                      | 3-State Serial Output          | WOJ   | no HOIH  | 25/12.5                    |         |

54F674FM

4M

# Logic Symbol

(F)



Vcc = Pin 24

## **Functional Description**

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table.

Hold—a HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) 3-state buffer into the high-impedance state.

Serial Load — data present on the SI/O pin shifts into the register on the falling edge of  $\overline{CP}$ . Data enters the Q<sub>0</sub> position and shifts toward Q<sub>15</sub> on successive clocks.

Serial Output — the SI/O 3-state buffer is active and the register contents are shifted out from Q<sub>15</sub> and simultaneously shifted back into Q<sub>0</sub>.

Parallel Load — data present on P<sub>0</sub> – P<sub>15</sub> are entered into the register on the falling edge of  $\overline{CP}$ . The SI/O 3-state buffer is active and represents the Q<sub>15</sub> output.

To prevent false clocking,  $\overline{CP}$  must be LOW during a LOW-to-HIGH transition of  $\overline{CS}$ .

# **Shift Register Operations Table**


|                  | CONTROL | INPUT            | SV AT | SI/O              | OPERATING MODE                      |
|------------------|---------|------------------|-------|-------------------|-------------------------------------|
| CS               | R/W     | M                | CP    | STATUS            | OF ENATING WICDE                    |
| H<br>L           | X<br>L  | X <sub>xsl</sub> | ×     | High Z<br>Data In | Hold<br>Serial Load                 |
| L <sub>1-6</sub> | H       | L                | 7     | Data Out          | Serial Output<br>with Recirculation |
| L<br>L           | Н       | н                | ı     | Active            | Parallel Load;<br>No Shifting       |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

#### **Functional Block Diagram**



# DC Characteristics over Operating Temperature Range (unless otherwise specified)

| Symbol                             | Parameter                                | Serial C          | 54F/74 | F TWOI | Units    | ne of a Conditions a sebon<br>elosT enolisted  |  |
|------------------------------------|------------------------------------------|-------------------|--------|--------|----------|------------------------------------------------|--|
| Cymbol -                           | reously shifted back into Qo.            | Min               | Тур    | Max    |          |                                                |  |
| I <sub>IH</sub> + I <sub>OZH</sub> | 3-State Output OFF<br>Current HIGH, SI/O | Penelle           |        | nga 70 | μΑ       | V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max |  |
| IIL + IOZL                         | 3-State Output OFF<br>Current LOW, SI/O  | S-state<br>Ors ou |        | 650    | μA rigir | V <sub>IN</sub> = 0.5 V, V <sub>CC</sub> = Max |  |
| Icc                                | Power Supply Current                     | and aT            | 53     | 80     | mA       | V <sub>CC</sub> = Max                          |  |

# AC Characteristics: See Section 3 for waveforms and load configurations

|                  |                                       |       | 54F/74F    |                         | 54         | 1F     | 74F                   |     |                      | Shift Registe |             |
|------------------|---------------------------------------|-------|------------|-------------------------|------------|--------|-----------------------|-----|----------------------|---------------|-------------|
| Symbol           | Parameter                             |       | Vcc        | = +25<br>c = +5<br>= 50 | .0 V       | N      | /cc =<br>lil<br>50 pF | C   | /cc =<br>om<br>50 pF | Units         | Fig.<br>No. |
|                  |                                       |       | Min        | Тур                     | Max        | Min    | Max                   | Min | Max                  |               | H           |
| f <sub>max</sub> | Maximum Clock Frequency               |       | 100        | 140                     |            |        |                       |     |                      | MHz           | 3-1, 3-8    |
| tplH<br>tpHL     | Propagation Delay CP to SI/O          | notis | 4.5<br>5.0 | 8.0<br>9.0              | 11<br>12.5 | ata O  |                       | 1   |                      | ns            | 3-1<br>3-8  |
| tpzh<br>tpzL     | Output Enable Time CS or R/W to SI/O  |       | 3.0<br>3.0 | 5.0<br>5.0              | 7.0<br>7.0 | Active |                       | 1   |                      | ns            | 3-1<br>3-12 |
| t <sub>PHZ</sub> | Output Disable Time CS or R/W to SI/O |       | 3.0        | 5.0<br>5.0              | 7.0<br>7.0 |        |                       |     |                      | level eg      | 3-13        |

# AC Operating Requirements: See Section 3 for waveforms

|                                          |                                         | 54F/74F                                           | 54F                                | 74F                                    | Units | Fig.<br>No. |
|------------------------------------------|-----------------------------------------|---------------------------------------------------|------------------------------------|----------------------------------------|-------|-------------|
| Symbol                                   | Parameter                               | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | T <sub>A</sub> , V <sub>CC</sub> = | T <sub>A</sub> , V <sub>CC</sub> = Com |       |             |
|                                          | OHE                                     | Min Typ Max                                       | Min Max                            | Min Max                                | 741   |             |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW SI/O to CP      | 7.0<br>7.0                                        |                                    |                                        | ns    | 3-6         |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW<br>SI/O to CP    | 0                                                 |                                    |                                        |       | 1           |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW<br>Pn to CP     | 3.0                                               |                                    |                                        | ns    | 3-6         |
| t <sub>h</sub> (H)                       | Hold Time, HIGH or LOW<br>Pn to CP      | 0                                                 |                                    |                                        | 113   |             |
| ts (H)<br>ts (L)                         | Setup Time, HIGH or LOW R/W or CS to CP | 5.0<br>5.0                                        |                                    |                                        | ns    | 3-6         |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold Time, HIGH or LOW R/W or CS to CP  | 0                                                 |                                    |                                        | 113   | 3-0         |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | CP Pulse Width,<br>HIGH or LOW          | 4.0<br>5.0                                        |                                    |                                        | ns    | 3-8         |

<sup>■</sup> Test limits in screened columns are preliminary.

24 Vcc

23 Q<sub>15</sub>

22 Q<sub>14</sub>

21 Q<sub>13</sub>

20 Q<sub>12</sub>

19 Q<sub>11</sub>

18 Q<sub>10</sub>

17 Qg

16 Q8

15 Q<sub>7</sub>

14 Q6

13 Q<sub>5</sub>

# 54F/74F675

16-Bit Shift Register (Serial-in/Serial-Parallel Out)

## Connection Diagram

CS 1

SHCP 2

R/W 3

STCP 5

SI 4

SO 6

Q1 8

Q2 9

Q<sub>3</sub> 10

Q4 11

GND 12

# Description

The 'F675 contains a 16-bit serial-in/serial-out shift register and a 16-bit parallel-out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.


- Serial-to-Parallel Converter
- 16-Bit Serial I/O Shift Register
- 16-Bit Parallel-out Storage Register
- Recirculating Parallel Transfer
- Expandable for Longer Words

# Ordering Code: See Section 6

|                    | Commercial Grade                                                                          | Military Grade                                                                                          | Pkg  |  |
|--------------------|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|------|--|
| Pkgs               | $V_{CC} = +5.0 \text{ V} \pm 5\%,$<br>$T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$ | $V_{CC} = +5.0 \text{ V} \pm 10\%,$<br>$T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$ | Туре |  |
| Plastic<br>DIP (P) | 74F675PC                                                                                  | isineremu = X                                                                                           | 9N   |  |
| Ceramic<br>DIP (D) | 74F675DC                                                                                  | 54F675DM                                                                                                | 6N   |  |
| Flatpak (F)        |                                                                                           | 54F675FM                                                                                                | 4M   |  |

#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

| Pin Names        | Description                                   | 54F/74F (U.L.)<br>HIGH/LOW |
|------------------|-----------------------------------------------|----------------------------|
| SI               | Serial Data Input                             | 0.5/0.375                  |
| CS               | Chip Select Input (Active LOW)                | 0.5/0.375                  |
| SHCP             | Shift Clock Pulse Input (Active Falling Edge) | 0.5/0.375                  |
| STCP             | Store Clock Pulse Input (Active Rising Edge)  | 0.5/0.375                  |
| $R/\overline{W}$ | Read/Write Input                              | 0.5/0.375                  |
| SO               | Serial Data Output                            | 25/12.5                    |
| Q0 - Q15         | Parallel Data Outputs                         | 25/12.5                    |



V<sub>CC</sub> = Pin 24 GND = Pin 12

## **Functional Description**

The 16-bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select  $(\overline{CS}, \text{Read/Write}(R/\overline{W}))$  and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse  $(\overline{SHCP})$ . In the Shift-right mode, data enters  $D_0$  from the Serial Input (SI) pin and exits from  $Q_{15}$  via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either  $\overline{CS}$  or  $R/\overline{W}$  is HIGH. With  $\overline{CS}$  and  $R/\overline{W}$  both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, SHCP should be in the LOW state during a LOW-to-HIGH transition of  $\overline{CS}$ . To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of  $\overline{CS}$  if  $R/\overline{W}$  is LOW, and should also be LOW during a HIGH-to-LOW transition of  $R/\overline{W}$  if  $\overline{CS}$  is LOW.

## **Shift Register Operations Table**

| OPERATING                          | CONTROL INPUTS |             |             |           |  |  |
|------------------------------------|----------------|-------------|-------------|-----------|--|--|
| MODE                               | STCP           | SHCP        | R/W         | CS        |  |  |
| Hold<br>Shift Right<br>Shift Right | X<br>X<br>L    | ×<br>L<br>L | X<br>L<br>H | or Figure |  |  |
| Parallel Load<br>No Shifting       | Н              | L           | Н           | L         |  |  |

## Storage Register Operations Table

|    | INPUTS | Words             | OPERATING MODE          |
|----|--------|-------------------|-------------------------|
| CS | R/W    | STCP              | O' Elixima Mobe         |
| Н  | Х      | X                 | Hold Sedes Seden Bridge |
|    | L      | ber <u>i</u> Faio | Parallel Load           |

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

nput Loading/Fan-Out: See Section 3 for U.L. deficitions

Serial Data input
Chip Select Input (Active LOW)
Shift Clock Pulse Input (Active Falling Edge)
TOP
Store Clock Pulse Input (Active Falling Edge)
W
Read/Write Input
Gerial Data Output

# **Functional Block Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## DC Characteristics over Operating Temperature Range (unless otherwise specified) and WASHO 201

| Symbol | Parameter            |           |     | 54F/74F |     |        | Conditions                          | (H) d             |  |
|--------|----------------------|-----------|-----|---------|-----|--------|-------------------------------------|-------------------|--|
| Symbol |                      | Farameter | Min | Тур     | Max | Units  | OS of RAW to S                      |                   |  |
| Icc    | Power Supply Current |           |     | 106 160 |     | mA     | V <sub>CC</sub> = Max               | (H) a             |  |
| 3-8    | an                   |           |     |         |     | WOJ 10 | Hold Time, HIGH                     | (H) (H)<br>th (L) |  |
|        | an                   |           |     |         |     |        | Setup Time, HIQ!<br>R/W or CS to SH |                   |  |
|        |                      |           |     |         |     |        |                                     | th (H)<br>th (L)  |  |
|        |                      |           |     |         |     |        |                                     |                   |  |
|        |                      |           |     |         |     |        | STCP Pulse Width                    |                   |  |


# AC Characteristics: See Section 3 for waveforms and load configurations

| 1999             |                                             | 54F/74F                                                       | 54F                      | 74F                                                                 | Units | Fig.<br>No. |
|------------------|---------------------------------------------|---------------------------------------------------------------|--------------------------|---------------------------------------------------------------------|-------|-------------|
| Symbol           | Parameter                                   | $T_A = +25^{\circ} C$ ,<br>$V_{CC} = +5.0 V$<br>$C_L = 50 pF$ | TA, VCC = Mil CL = 50 pF | T <sub>A</sub> , V <sub>CC</sub> =<br>Com<br>C <sub>L</sub> = 50 pF |       |             |
|                  | 00                                          | Min Typ Max                                                   | Min Max                  | Min Max                                                             |       |             |
| f <sub>max</sub> | Maximum Clock Frequency                     | 100 140                                                       |                          |                                                                     | MHz   | 3-1, 3-8    |
| tplH<br>tpHL     | Propagation Delay<br>STCP to Q <sub>n</sub> | 7.5 13 18<br>9.5 16 22                                        |                          |                                                                     | ns    | 3-1<br>3-7  |
| tplh<br>tphl     | Propagation Delay SHCP to SO                | 4.5 8.0 11<br>5.0 9.0 12.5                                    | 9910                     | -("=                                                                | ns    | 3-1<br>3-8  |


# AC Operating Requirements: See Section 3 for waveforms

| Symbol                                   |                                              | 54F/74F                                           | 54F        | 74F                                | Units             | Fig.   |
|------------------------------------------|----------------------------------------------|---------------------------------------------------|------------|------------------------------------|-------------------|--------|
|                                          | o ot beeu ed i Parameter is end in edd       | $T_A = +25^{\circ} C$ , $V_{CC} = +5.0 \text{ V}$ | TA, VCC =  | T <sub>A</sub> , V <sub>CC</sub> = |                   |        |
|                                          |                                              | Min Typ Max                                       | Min Max    | Min Max                            |                   |        |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW CS or R/W to STCP    | 7.0<br>7.0                                        | Tomporatur | er Operating                       | vo salisivo<br>ns | 3-5    |
| th (H)                                   | Hold Time, HIGH or LOW CS or R/W to STCP     | 0                                                 |            | Parameter                          | 115               | lodmy2 |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>SI to SHCP        | 3.0<br>3.0                                        |            | pply Current                       | ns                | 3-6    |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW<br>SI to SHCP         | 0                                                 |            |                                    |                   |        |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup Time, HIGH or LOW<br>R/W or CS to SHCP | 5.0<br>5.0                                        |            |                                    | ns                | 3-6    |
| th (H)<br>th (L)                         | Hold Time, HIGH or LOW<br>R/W or CS to SHCP  | 0                                                 |            |                                    | 110               |        |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | SHCP Pulse Width,<br>HIGH or LOW             | 4.0<br>5.0                                        |            |                                    | ns                | 3-8    |
| t <sub>w</sub> (H) t <sub>w</sub> (L)    | STCP Pulse Width,<br>HIGH or LOW             | 5.0<br>10                                         |            |                                    | ns                | 3-7    |

<sup>☐</sup> Test limits in screened columns are preliminary.



|   | Product Index and Selection Guide         | 1 |
|---|-------------------------------------------|---|
|   | Circuit Characteristics                   | 2 |
|   | Ratings, Specifications and Waveforms     | 3 |
|   | Data Sheets                               | 4 |
| , | New Products                              | 5 |
|   | Ordering Information and Package Outlines | 6 |
|   | Sales Offices, Representatives and        | 7 |



29F10


# 29F01

# 4-Bit Bipolar Microprocessor Slice

#### Description

The 29F01 4-bit high-speed bipolar microprocessor slice is available in two speed versions, the 29F01-1 and 29F01-2. It features a 16-word by 4-bit dual-port Random Access Memory (RAM), a high-speed 8-function Arithmetic Logic Unit (ALU) and associated shifting, decoding and multiplexing circuitry. The microinstruction word consists of three groups of three bits that respectively control ALU operand source, ALU function and ALU result destination. Width of the data path may be increased by cascading with either ripple or full lookahead carry. Data outputs are 3-state for maximum versatility. Four status flag signals, carry, overflow, zero and sign, are

Logic Symbol



V<sub>CC</sub> = Pin 10 GND = Pin 30 provided by the ALU. The microprocessor slice is compatible with Fairchild Advanced Schottky TTL (FAST) devices and can be used with FAST parts in microprogrammed systems to minimize cycle times.

The 29F01-1 and 29F01-2 are plug-in replacements for the 2901 series microprocessors.

Isoplanar FAST Technology
Plug-in Replacement for Standard 2901
20% to 30% Faster than Standard 2901 in Most System
Configurations

Clock Pulse LOW Time 20 ns 3 days begged aso begg

#### Description


The 29F10 is a high-speed bipolar microprogram controller. It is intended for use in controlling the execution sequence of microinstructions stored in microprogram memory. The 29F10 provides a 12-bit address during each clock cycle. This address comes from one of four sources: direct input from D<sub>0</sub> – D<sub>11</sub>, the Register/Counter, the Microprogram Counter-Register, or the 5-deep LIFO Stack. Address outputs are 3-state for maximum versatility.

The microprogram controller is compatible with Fairchild Advanced Schottky TTL (FAST) devices and can be used with FAST parts in microprogrammed systems to minimize cycle times.

Addresses up to 4096 Words of Microcode
Directly Loadable Down-counter for Counting
Loop Iterations
Provides Count Capacity of 4096
Up-counter Provides Sequential Microinstruction
Execution
5-Deep Push/Pop LIFO Stack Provides Subroutine
Linkage and Branch Capabilities
All Registers Positive Edge-triggered

Plug-in Replacement for Standard 2910

## **Logic Symbol**



 $V_{CC} = Pin 10$ GND = Pin 30


# 29F705

16-Word by 4-Bit 2-Port Random Access Memory

#### Description

The 29F705 is a 16-word by 4-bit Random Access Memory (RAM). It provides two separate output ports to allow simultaneous reading of any two 4-bit words, and has 3-state outputs for bussing.

High-speed Version of 29705 16-Word by 4-Bit, 2-Port RAM Separate 4-Bit Latches on Each Output Port 3-State Outputs




# 54F/74F211

144-Bit Random Access Memory (With 3-State Outputs)

#### Description

The 'F211 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16-word by 9-bit array. It contains output latches that are transparent when the Latch Enable (LE) is HIGH. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select  $(\overline{CS})$  and Output Enable  $(\overline{OE})$  are LOW, and Write Enable  $(\overline{WE})$  is HIGH; otherwise, the outputs are in the high-impedance state.

3-State Outputs for Bus Applications Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ



144-Bit Random Access Memory (With 3-State Outputs)


16-Word by 4-Bit 2-Port Random Access Memory

## Description

The 'F212 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16-word by 9-bit array. Address inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select (CS) and Output Enable (OE) are LOW, and Write Enable (WE) is HIGH; otherwise, the outputs are in the high-impedance state.

3-State Outputs for Bus Applications Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

> V<sub>CC</sub> = Pin 20 GND = Pin 10



54F/74F211

# 54F/74F213


192-Bit Random Access Memory (With 3-State Outputs)

#### Description

The 'F213 is a high-speed 192-bit Random Access Memory (RAM) organized as a 16-word by 12-bit array. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select  $(\overline{CS})$  is LOW and Write Enable  $(\overline{WE})$  is HIGH; otherwise, the outputs are in the high-impedance state.

3-State Outputs for Bus Applications Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

> V<sub>CC</sub> = Pin 20 GND = Pin 10




8-Bit Bidirectional Binary Counter

# Description

The 'F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Synchronous Counting and Loading **Built-in Lookahead Carry Capability** Count Frequency 100 MHz Typ Supply Current 70 mA Typ




# 54F/74F311

144-Bit Random Access Memory (With Open-collector Outputs)

#### Description

The 'F311 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16-word by 9-bit array. It contains output latches that are transparent when the Latch Enable (LE) is HIGH. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select (CS) and Output Enable (OE) are LOW, and Write Enable (WE) is HIGH; otherwise, the outputs are in the OFF state.

**Buffered Inputs for Minimum Loading** Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ




GND = Pin 10

## Description

The 'F312 is a high-speed 144-bit Random Access Memory (RAM) organized as a 16-word by 9-bit array. Address inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select (CS) and Output Enable (OE) are LOW, and Write Enable (WE) is HIGH; otherwise, the outputs are in the OFF state.

Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

> V<sub>CC</sub> = Pin 20 GND = Pin 10



# 54F/74F313


192-Bit Random Access Memory (With Open-collector Outputs)

#### Description

The 'F313 is a high-speed 192-bit Random Access Memory (RAM) organized as a 16-word by 12-bit array. Inputs are buffered to minimize loading and are fully decoded on chip. The output buffers are active only in the Read mode when Chip Select  $\overline{(CS)}$  is LOW and Write Enable  $\overline{(WE)}$  is HIGH; otherwise, the outputs are in the OFF state.

Buffered Inputs for Minimum Loading Address Decoding on Chip Address Access Time 15 ns Typ Chip Select Access Time 8 ns Typ Supply Current 80 mA Typ

> V<sub>CC</sub> = Pin 20 GND = Pin 10




Cyclic Redundancy Check Generator/Checker

#### Description

The 'F401 Cyclic Redundancy Check (CRC) generator/checker implements the most widely used error detection scheme in serial digital data handling systems. On transmission, the data stream is encoded by dividing it by a set polynomial. The remainder is appended to the message as check bits. Upon reception, this data stream is divided by the same polynomial and if there is no remainder, there are no detectable errors.

Eight Selectable Polynomials
Error Indicator
More Efficient than Parity in Checking Errors
High-speed Data Rate
Supply Current 70 mA Typ

## **Logic Symbol**



V<sub>CC</sub> = Pin 14 GND = Pin 7

# 54F/74F402

Expandable Cyclic Redundancy Check Generator/Checker

## Description


The 'F402 expandable Cyclic Redundancy Check (CRC) generator/checker is an expandable version of the 'F401. It provides an advanced tool for the implementation of the most widely used error detection scheme in serial digital handling systems. A 4-bit control input selects one-of-six generator polynomials. The list of polynomials includes CRC-16, CRC-CCITT and Ethernet, as well as three other standard polynomials (56th order, 48th order, 32nd order). Individual clear and preset inputs are provided for floppy disk and other applications. The Error output indicates whether or not a transmission error has occurred. The CWG Control input inhibits feedback during check word transmission. The 'F402 is compatible with Fairchild Advanced Schottky TTL (FAST) devices and is fully compatible with all TTL families.

Guaranteed 20 MHz Data Rate Six Selectable Polynomials Other Polynomials Available Separate Preset and Clear Controls

#### Expandable

Automatic Right Justification
Error Output Open Collector
Typical Applications
Floppy and Other Disk Storage Systems
Digital Cassette and Cartridge Systems
Data Communication Systems

## Logic Symbol



Vcc = Pin 16 GND = Pin 8


16 X 4 First-In First-Out Buffer Memory (With 3-State Outputs)

## Description

The 'F403 is an expandable fall-through type First-In First-Out (FIFO) buffer memory, optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16 words by four bits and may be expanded to any number of words or bits (in multiples of 16 and 4 respectively). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

Serial or Parallel Data Rate 10 MHz Serial or Parallel Input/Output Expandable in Width and Depth 3-State Outputs Supply Current 115 mA Typ

# Logic Symbol



Vcc = Pin 24 GND = Pin 12

# 54F/74F412

Multi-mode Buffered Latch (With 3-State Outputs)


#### Description

The 'F412 is an 8-bit latch with 3-state output buffers and control and device selection logic. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode. The 'F412 is the functional equivalent of the Intel 8212.

#### **3-State Outputs**

Status Filp-flop for Interrupt Commands
Asynchronous or Latched Receiver Modes
Select to Output Propagation Delay 10 ns Typ
Supply Current 43 mA Typ

## Logic Symbol



V<sub>CC</sub> = Pin 24 GND = Pin 12

# 5


# 54F/74F413

64 X 4 First-In First-Out Buffer Memory (With Serial and Parallel I/O)

## Description

The 'F413 is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits. The 4-bit input and output registers record and transmit, respectively, asynchronous data in either serial or parallel form. Control pins on the input and output allow for handshaking and expansion. The 4-bit wide, 62-bit deep fall-through stack has self-contained control logic. The outputs are in the high-impedance state when the Output Enable is HIGH.

Separate Input and Output Clocks Serial or Parallel Input and Output Expandable without External Logic 15 MHz Data Rate Supply Current 115 mA Typ



Vcc = Pin 16 GND = Pin 8

# 54F/74F416


16-Bit Memory Error Detection And Correction Circuit

#### Description

The 'F416 memory Error Detection And Correction (EDAC) circuit contains the logic to generate six check bits on a 16-bit data field, according to a modified Hamming code. The check bits are then stored in memory with the data word. On a subsequent read from memory, the device will detect and correct any single-bit data error, and detect any double-bit error. The 'F416 is a 16-bit version of the 'F418.

Increases Memory System Reliability
Corrects Single-bit Errors
Detects Double-bit Errors

## **Logic Symbol**




## Description


The 'F418 memory Error Detection And Correction (EDAC) circuit contains the logic to generate seven check bits on a 32-bit data field, according to a modified Hamming code. The check bits are then stored in memory with the data word. On a subsequent read from memory, the device will detect and correct any single-bit data error, and detect any double-bit error.

The 'F418 is fully compatible with all TTL families. Data and check-bit signals are bidirectional 3-state lines.

Increases Memory System Reliability Corrects Single-bit Errors in 60 ns Detects Double-bit Errors in 65 ns



V<sub>CC</sub> = Pin 36 GND = Pins 13, 37




ne 'F418.
norsesse Memory System Reliability
Corrects Single-bit Errors
Joint's Double-bit From

# Cyclic Redundancy Checker/Corrector

#### Description

The 'F430 Cyclic Redundancy Checker/Corrector (CRCC) is a serial burst-error detection/correction circuit, using a 32-order polynomial selected by internal Read Only Memory (ROM). When used at the data transmission source, the 'F430 generates a cyclic redundancy check code and appends it to a data block transmission. When the device is placed at the receiving end of a transmission, it is used to verify the integrity of the data block that now contains the appended check code. Should an error be detected, under user control, the device can be made to correct the bits in error. The CRCC is used in high-performance serial data transmission applications such as disk and tape controllers, as well as communications equipment and serial data interfaces between mainframes and peripherals.

Eight Different Polynomials, up to 32nd Order (e.g. Ethernet)
Clocking Rate 25 MHz
28-Pin Package



# 54F/74F432

Multi-mode Buffered Latch (With 3-State Outputs)

#### Description

The 'F432 is an 8-bit latch with 3-state output buffers and control and device selection logic. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode.

The 'F432 is the functional equivalent of the Intel 8212, but with inverting outputs.

3-State Inverting Outputs
Status Flip-flop for Interrupt Commands
Asynchronous or Latched Receiver Modes
Select to Output Propagation Delay 10 ns
Supply Current 43 mA Typ

## Logic Symbol CLR STB D<sub>0</sub> 000 D<sub>1</sub> D2 $D_3$ D<sub>4</sub> 18 - $D_5$ De 06 0-19 22 D<sub>7</sub> SI INT 0-23 13 S Vcc = Pin 24 GND = Pin 12


64 x 4 First-In First-Out Buffer Memory (With 3-State Outputs)

# Logic Symbol

Description
The 'F433 is an expandable fall-through type First-In First-Out (FIFO) buffer memory, optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 64 words by four bits and may be expanded to any number of words or bits (in multiples of four). Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 'F433 has 3-state outputs for added versatility and is fully compatible with all TTL families.

64 x 4 Version of 'F403 Serial or Parallel Input/Output Expandable without External Logic Serial or Parallel Data Rate 10 MHz 24-Pin Package



V<sub>CC</sub> = Pin 24 GND = Pin 12

# 54F/74F500


6-Bit Analog-to-Digital Converter

#### Description

The 'F500 is a 6-bit, fully parallel analog-to-digital converter capable of sampling at rates from 0 to 50 MHz. Conversion is accomplished by 64 comparators spaced one quanta apart on a voltage reference ladder. All comparators measure the analog input against their reference simultaneously. The most significant comparator that finds the analog input to be greater than its reference has its output encoded to a 6-bit, active-HIGH binary number, stored in latches. Two polarity control inputs are provided: PM complements the most significant output bit and PN complements the lesser five output bits. The circuit operates from +5.0 V and -6.0 V supplies and has separate digital and analog grounds. Both ends of the reference ladder are brought out, one to VRT (nominally zero volts) and the other to V<sub>RB</sub> (nominally -1.0 V).

No Sample and Hold Required Sampling Rate 40 MHz Typ Aperture Time 4.0 ns Typ V<sub>CC</sub> Supply Current 20 mA Typ V<sub>EE</sub> Supply Current 102 mA Typ

# Logic Symbol



V<sub>CC</sub> = Pin 7 V<sub>EE</sub> = Pins 1, 6 D<sub>Gnd</sub> = Pin 8


8-Bit Analog-to-Digital Converter

Expandable 8-Bit Twos
Complement Multiplier/Divider
(With 3-State Outputs)

## Description

The 'F505 is an 8-bit A-to-D converter using the successive approximation technique. It contains an 8-bit successive approximation shift register connected internally to an 8-bit D-to-A converter. The converter output drives one input of an on-chip analog comparator. The 'F505 is intended for use where the speed of flash converters is not needed. Its handshaking facilities and 3-state outputs make it microprocessor compatible.

8-Bit Resolution
Single 5 V Power Supply Required
Input Range 0.2 V
Conversion Time 200 ns Typ
Clock Frequency 40 MHz Typ




# 54F/74F525

16-Stage Programmable Counter/Timer

## Description

The 'F525 is a 16-bit multimode programmable timer, divider, and frequency generator. It incorporates a 16-bit presettable counter, a 16-bit latch, crystal oscillator circuit and control circuitry. Modes include programmable timer, divider, one shot and terminal count interrupt.

28-Pin Package 16-Stage Divider Clock Frequency 50 MHz Typ Supply Current 100 mA Typ



5-15


# Expandable 8-Bit Twos Complement Multiplier/Divider (With 3-State Outputs)

## Description

The 'F559 implements fast signed twos complement multiplication and division as an asynchronous peripheral in microprocessor and minicomputer systems. It contains an 8-bit ALU, three 8-bit registers, a 4-bit sequence counter and the control logic necessary to perform multiply, rounded multiply, fractional divide and integer divide operations. The two 8-bit operands are entered successively at the I/O ports, whereupon the circuit operates internally at a rate determined by an externally applied clock frequency of up to 25 MHz. Upon completion, and upon command, results are presented at the I/O ports in successive 8-bit words. Linking inputs and outputs are provided for expansion to longer words by using two or more multipliers operating on the same 8-bit bus.

Signed Twos Complement Arithmetic Increases Processor Efficiency Low System Parts Count Expandable in 8-Bit Increments 8-Bit Bus Oriented 3-State I/O 16-Bit Multiply in 1.2 μs Typ 16-Bit Divide in 1.6 μs Typ

## Logic Symbol



V<sub>CC</sub> = Pin 24 GND = Pin 12

# 54F/74F579


8-Bit Bidirectional Binary Counter

#### Description

The 'F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus oriented applications. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Multiplexed 3-state I/O Ports Space Saving 20-Pin Package Built-in Lookahead Carry Capability Count Frequency 100 MHz Typ Supply Current 75 mA Typ

#### Logic Symbol




V<sub>CC</sub> = Pin 16 GND = Pin 6 4-Bit BCD Arithmetic Logic Unit

## Description

The 'F582 is a 24-pin expandable Arithmetic Logic Unit (ALU) that performs two arithmetic operations (A plus B, A minus B), compare (A equals B), and binary to BCD conversion. In addition to a ripple carry output, carry Propagate  $\overline{(P)}$  and Generate  $\overline{(G)}$  outputs are provided for use with the 'F182 carry lookahead generator for high-speed expansion to higher decades. It is functionally equivalent to the 82S82.

24-Pin Package
Performs Four BCD Functions
P and G Outputs for High-speed Expansion
Add/Subtract Delay 14 ns Typ
Lookahead Delay 12 ns Typ
Supply Current 55 mA Typ





V<sub>CC</sub> = Pin 24 GND = Pin 12 5

# 54F/74F583


4-Bit BCD Adder

#### Description

The 'F583 high-speed 4-bit BCD full adder with internal carry lookahead accepts two 4-bit decimal numbers  $(A_0-A_3,\,B_0-B_3)$  and a Carry Input  $(C_n)$ . It generates the decimal sum outputs  $(S_0-S_3)$ , and a Carry Output  $(C_{n+4})$  if the sum is greater than 9. The 'F583 is the functional equivalent of the 82S83.

Adds Two Decimal Numbers
Full Internal Lookahead
Fast Ripple Carry for Economical Expansion
Sum Output Delay Time 11 ns Typ
Ripple Carry Delay Time 6 ns Typ
Input to Ripple Delay Time 9 ns Typ
Supply Current 50 mA Typ

# Logic Symbol and 40 at minimo 1003' bas 8003' off



Vcc = Pin 16 State State

# 54F/74F604 54F/74F606

Dual Octal Registers
(With Multiplexed 3-State Outputs)

#### Description

The 'F604 and 'F606 contain 16 D-type edgetriggered flip-flops with common clock and individual data inputs. Organized as 8-bit A and B registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/B) input determines whether the A or B register contents are multiplexed to the eight 3-state outputs. Data entered from the I<sub>0</sub> inputs are selected when SA/B is LOW; data from the I<sub>1</sub> inputs are selected when SA/B is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the 3-state outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

These functions are well suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words. The 'F606 has glitch-free outputs; the 'F604 has reduced propagation delays.

Stores 16-Bit Wide Data Inputs

Multiplexed 8-Bit Outputs


High-speed or Glitch-free Version

3-State Outputs

Propagation Delay 10 ns Typ (1889) (1989) (1989)

Power Supply Current 140 mA Typ (1889) (1989)

Logic Symbol



V<sub>CC</sub> = Pin 28 GND = Pin 14

# 54F/74F605 54F/74F607


Dual Octal Registers
(With Multiplexed Open-collector Outputs)

#### Description

The 'F605 and 'F607 contain 16 D-type edgetriggered flip-flops with common clock and individual data inputs. Organized as 8-bit A and B registers, the flip-flop outputs are connected by pairs to eight 2-input multiplexers. A Select (SA/B) input determines whether the A or B register contents are multiplexed to the eight open-collector outputs. Data entered from the lo inputs are selected when SA/B is LOW; data from the l1 inputs are selected when SA/B is HIGH. Data enters the flip-flops on the rising edge of the Clock (CP) input, which also controls the open-collector outputs. The outputs are enabled when CP is HIGH and disabled when CP is LOW.

These functions are well suited for receiving 16-bit simultaneous data and transmitting it as two sequential 8-bit words. The 'F607 has glitch-free outputs; the 'F605 has reduced propagation delays.

Logic Symbol edit to trielle viune lancitional edit el 8887



Vcc = Pin 28 GND = Pin 14

Memory Mapper (With 3-State Outputs and Output Latches) Memory Mapper (With Open-collector Outputs and

#### Description

The 'F610 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F610 output stages may be transparent or latched. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping Output Latches 3-State Outputs

#### Logic Symbol

38 35 37 39 RS<sub>0</sub> RS<sub>1</sub> RS<sub>2</sub> RS<sub>3</sub> MA<sub>0</sub> MA<sub>1</sub> MA<sub>2</sub> MA<sub>3</sub> MO - 14 MO. - 15 MO. - 16 4 -0 CS MO<sub>2</sub> - 17 13 -O MM MO - 18 21-O ME MO - 19 MO - 22 LE MO-- 23 -O STB MO 24 MO - 25 R/W MO<sub>10</sub> - 26 MO1 1/00 1/01 1/02 1/03 1/04 1/05 1/06 1/07 1/08 1/09 1/010 1/011 11 12 29 32 30 31 33 34

V<sub>CC</sub> = Pin 40 GND = Pin 20

GND = Pin 20

#### Description


The 'F611 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F611 output stages may be transparent or latched. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping Output Latches Open-collector Outputs

## **Logic Symbol**

V<sub>CC</sub> = Pin 40 GND = Pin 20



Memory Mapper (With 3-State Outputs)

Memory Mapper


## Description

The 'F612 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F612 output stages are transparent. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping 3-State Outputs

#### Logic Symbol



V<sub>CC</sub> = Pin 40 GND = Pin 20

Memory Mapper (With Open-collector Outputs) Memory Mapper


## Description

The 'F613 memory mapper is designed to expand the address capability of a Central Processing Unit (CPU) by eight bits. The device contains 16 map registers, each containing 12 bits, that are loaded by the CPU. Subsequently, the four most significant bits of the memory address select one of the 16 registers. The 12 output bits, plus the four least significant memory address bits, form the expanded address. In this mode the 'F613 output stages are transparent. The addressable memory space is increased by periodically reloading the map registers.

In the pass mode the address bits on the register select inputs appear as the most significant bits at the map outputs, with LOW levels appearing on the other bit positions.

Increases Addressing Capability by Eight Bits Designed for Paged Memory Mapping Open-collector Outputs

## **Logic Symbol**




Vcc = Pin 40 GND = Pin 20

16-Bit Error Detection And Correction Circuit (With 3-State Outputs)

## Description

The 'F630 is a 16-bit Error Detection And Correction (EDAC) circuit with 3-state outputs. It uses a modified Hamming code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit word from the memory is processed by the EDAC to determine if errors have occurred in memory.

Detects and Corrects Single-bit Errors Detects and Flags Dual-bit Errors Generates Check Word in 20 ns Typ Flags Errors in 25 ns Typ Supply Current 120 mA Typ



Vcc = Pin 28 GND = Pin 14


# 54F/74F631

16-Bit Error Detection And Correction Circuit (With Open-collector Outputs)

Description

The 'F631 is a 16-bit Error Dection And Correction (EDAC) circuit with open-collector outputs. It uses a modified Hamming Code to generate a 6-bit check word from a 16-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 22-bit word from the memory is processed by the EDAC to determine if errors have occurred in memory.

Detects and Corrects Single-bit Errors Detects and Flags Dual-bit Errors Generates Check Word in 20 ns Typ Flags Errors in 25 ns Typ Supply Current 120 mA Typ Logic Symbol




Vcc = Pin 28 GND = Pin 14

## Description

The 'F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P0-P15) inputs is entered on the falling edge of the Clock Pulse  $\overline{(CP)}$  input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select  $\overline{(CS)}$  input prevents both parallel and serial operations.

16-Bit Parallel-to-Serial Conversion 16-Bit Serial-in, Serial-out Chip Select Control Power Supply Current 53 mA Typ Shift Frequency 100 MHz Typ

## **Logic Symbol**



V<sub>CC</sub> = Pin 24 GND = Pin 12

# 54F/74F779


8-Bit Bidirectional Binary Counter

## Description

The 'F779 is a fully synchronous 8-stage up/down counter with multiplexed 3-state I/O ports for bus oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S<sub>0</sub>, S<sub>1</sub>). The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.

Multiplexed 3-State I/O Ports
16-Pin Package for High Packaging Density
Built-in Lookahead Carry Capability
Count Frequency 100 MHz Typ
Supply Current 80 mA Typ

#### Logic Symbol



V<sub>CC</sub> = Pin 13 GND = Pin 4

#### 5

# 54F/74F784


8-Bit Serial/Parallel Multiplier (With Adder/Subtractor)

## Description

The 'F784 is a serial n x 8-bit multiplier with a final stage adder/subtractor for optional use in adding a B bit to obtain S  $\pm$  B. A 'B - 1' bit can also be added via an internal flip-flop to achieve a 1-bit delay. The x word is parallel loaded (eight bits wide) into latches and the y word is clocked in serially from a shift register. The 'F784 is particularly useful for high-speed digital filtering or butterfly networks in fast Fourier transforms.

Twos Complement Multiplication
Cascadable for any Number of Bits
Full Adder and B - 1 Input Included for
Maximum Flexibility
Maximum Clock Frequency 100 MHz Typ
Supply Current 78 mA Typ

## **Logic Symbol**



V<sub>CC</sub> = Pin 20 GND = Pin 10

8-Bit Serial/Parallel Multiplier (With Adder/Subtracion)

## Description


The 'F784 is a serial in x 8-bit multiplier with a final stage adder/subtractor for optional use in adding a B bit to obtain S ± B. A '8-1' bit can also be added via an internal filip-flop to achieve a f-bit delay. The x word is parallel loaded (alght bits wide) into latches and the y word is clocked in serially from a shift register. The 'F784 is particularly useful for high-speed digital filtering or butterfly networks in fact Fourier transforms.

Twos Complement Multiplication
Cascadable for any Number of Bits
Full Adder and 8 - 1 Input Included for
Maximum Flexibility
Maximum Clock Frequency 100 MHz Typ
Supply Current 78 mA Typ


#### Indexida alac



Voc = Pin 20




| Product Index and Selection Guide                        | 1 |
|----------------------------------------------------------|---|
| Circuit Characteristics                                  | 2 |
| Ratings, Specifications and Waveforms                    | 3 |
| Data Sheets                                              | 4 |
| New Products                                             | 5 |
| Ordering Information and Package Outlines                | 6 |
| Sales Offices, Representatives and Distributor Locations | 7 |



### Section 6

# Ordering Information/ Package Outlines

Specific ordering codes, as well as the temperature ranges and package types available, are listed on each data sheet in Section 4. The Product Index and Selection Guide given in Section 1 list only the "basic device numbers." This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



**Temperature Range** — Two basic temperature grades are in common use:

C = Commercial 0°C to +70°C M = Military -55°C to +125°C

Package Code — One letter represents the basic package type. Different package outlines exist within each package type to accommodate varying die sizes and number of pins, as indicated below:

D — Ceramic/Hermetic Dual In-line 4E, 6A, 6B, 6N, 7B, 8S


F — Flatpak 2E, 3I, 4D, 4L, 4M, 4W

P — Plastic Dual In-line 9A, 9B, 9L, 9N, 9Y, 9Z

Package Outlines — The package outlines indicated by the codes above are shown in the detailed outline drawings in this section.

### Ordering Information/32 28-Pin Ceramic Flatpak

## Section 6




#### Notes

Pins are tin plated alloy 42 or equivalent Base and cap are alumina, black Cavity size is .200 x .300 (5.08 x 7.62) Package weight is 1.0 gram

### 31

### 14-Pin Ceramic Flatpak




#### Notes

Pins are tin-plated 42 alloy Hermetically sealed alumina package Pin 1 orientation may be either tab or dot Cavity size is  $.130 \times .130 (3.30 \times 3.30)$ Package weight is 0.26 gram


### 4D

### 20-Pin Ceramic Flatpak




### 4E


### 20-Pin Ceramic Dual In-line



### 24-Pin Slim Ceramic Dual In-line




### **4L** 16-Pin Ceramic Flatpak



#### Notes


Pins are alloy 42 Package weight is 0.4 gram Hermetically sealed beryllia package






### 4W

### 40-Pin Ceramic Dual In-line




### 6A

### 14-Pin Ceramic Dual In-line




### **6B**


### 16-Pin Ceramic Dual In-line



### 6N

### 24-Pin Ceramic Dual In-line






#### Notes

Pins are tin-plated 42 alloy
Package material is alumina
Pins are intended for insertion in hole rows
on .600 (15.24) centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Cavity size is .230 x .230 (5.84 x 5.84)
Package weight is 6.5 grams


### **7B**

### 16-Pin Ceramic Dual In-line

.090 (2.286)



WIDTH




#### Notes

Pins are tin-plated 42 alloy
Pins are intended for insertion in hole rows on
.300 (7.62) centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for .020 (0.51) diameter pin
Hermetically sealed alumina package
Cavity size is .130 × .230 (3.302 × 5.842)
\*The .037-.027 (0.94-0.69) dimension does not
apply to the corner pins
Package weight is 2.2 grams

### 88

### 28-Pin Ceramic Dual In-line




#### Notes

Pins are tin-plated alloy 42
Cap and base are Al<sub>2</sub>O<sub>3</sub>
Pins are intended for insertion in hole rows on .600 (15.24) centers
They are purposely shipped with "positive" misalignment to facilitate insertion
Package weight is 7.5 grams

### 9A

### 14-Pin Plastic Dual In-line



.260 (6.604)

.240 (6.096)

.770 (19.56)

.740 (18.80)

.065 (1.651)



.012 (0.305)

.008 (0.203)

.110 (2.794)

.050 (1.270)

.040 (1.016)

16

Pins are tin-plated kovar or alloy 42 nickel Pins are intended for insertion in hole rows on .300 (7.62) centers


They are purposely shipped with "positive" misalignment to facilitate insertion

Board drilling dimensions should equal your practice for .0210 (0.51) diameter pin

\*The .037-0.27 (0.94-0.69) dimension does not apply to the corner pins

\*\*Notch or ejector hole varies depending on the product line

Package weight is 0.9 grams



.025 (0.635) .020 (0.508)

.045

.035

(1.143)R

(0.889)

.085

(2.159)

(1.905)

.025 (0.635)


16 .075

30€

6


### 91

### 40-Pin Plastic Dual In-line




#### Notes

Pins are tin-plated alloy 42
Package material is plastic
Pins are intended for insertion in hole rows on
.600 (15.24) centers
They are purposely shipped with "positive"
misalignment to facilitate insertion
Package weight is 7.0 grams



### 9N

### 24-Pin Plastic Dual In-line




#### Notes

Pins are tin-plated kovar
Package material is plastic
Pins are intended for insertion in hole rows
on .600 (15.24) centers
They are purposely shipped with "positive"
misalignment to facilitate insertion


9Y


### 28-Pin Plastic Dual In-line



#### 6

### **9Z** 20-Pin Plastic Dual In-line





#### Notes

Pins are tin-plated alloy 42 copper (olin 195)


Pins are intended for insertion in hole rows on .300 (7.62) centers

They are purposely shipped with "positive" misalignment to facilitate insertion Board-drilling dimensions should equal your practice for .020 (0.51) diameter pin

Package weight is a little over 1.0 gram

در 20-Pin Plastic Dual In-lin





#### anim

oin 189:
First are intended for insertion in hole rows
on , 90 y, 62; deniese
First are purposed with "postine"
meatignment to facilitate intention.
Postor-driving districtions should equal you
practice for ,520 o. 21; diameter pin
Padange weight as a tittle over 1.0 geam

(molemation) but blad cohoo! in the straightent to

### 54F/74F Family DC Characteristics1

| Symbol           | Parameter .                                       |                                                | Limits <sup>2</sup> |            |                         | Units     | Vcc4 | Conditions <sup>2</sup>                                                                                   |
|------------------|---------------------------------------------------|------------------------------------------------|---------------------|------------|-------------------------|-----------|------|-----------------------------------------------------------------------------------------------------------|
|                  |                                                   |                                                | Min                 | Тур3       | Max                     | Omits VCC | •00  | Conditions                                                                                                |
| Vін              | Input HIGH Voltage                                |                                                | 2.0                 |            |                         | V         |      | Recognized as a HIGH<br>Signal over Recommended<br>Vcc and TA Range                                       |
| VIL              | Input LOW Voltage                                 |                                                |                     |            | 0.8                     | V         |      | Recognized as a LOW<br>Signal over Recommended<br>Vcc and TA Range                                        |
| VcD              | Input Clamp Diode Voltage                         |                                                |                     |            | -1.2                    | V         | Min  | I <sub>IN</sub> = -18 mA                                                                                  |
| Vон              | Output<br>HIGH Voltage                            | Std 6 Mil<br>Std 6 Com                         | 2.5<br>2.7          | 3.4<br>3.4 |                         | V         | Min  | $I_{OH} = 40 \mu A$ Multiplied<br>by Output HIGH U.L.<br>Shown on Data Sheet                              |
| VoL              | Output LOW Voltage                                |                                                |                     | 0.35       | 0.5                     | V         | Min  | I <sub>OL</sub> = 1.6 mA Multiplied<br>by Output LOW U.L.<br>Shown on Data Sheet                          |
| Іін              | Input HIGH Curre                                  | 0.5 U.L.<br>1.0 U.L.<br>n U.L.                 |                     |            | 20<br>40<br>n(40)       | μА        | Max  | $I_{IH}=40~\mu A$ Multiplied by Input HIGH U.L. Shown on Data Sheet; $V_{IN}=2.7~V$                       |
|                  | Input HIGH Current,<br>Breakdown Test, All Inputs |                                                |                     |            | 100                     | μА        | Max  | V <sub>IN</sub> = 7.0 V                                                                                   |
| lıL              | Input LOW<br>Current                              | 0.375 U.L.<br>0.75 U.L.<br>n U.L.              |                     |            | -0.6<br>-1.2<br>n(-1.6) | mA        | Max  | I <sub>IL</sub> = -1.6 mA Multiplied by<br>Input LOW U.L. Shown on<br>Data Sheet; V <sub>IN</sub> = 0.5 V |
| Гохн             | 3-State Output OFF<br>Current HIGH                |                                                |                     |            | 50                      | μА        | Max  | V <sub>OUT</sub> = 2.4 V                                                                                  |
| lozL             | 3-State Output OFF<br>Current LOW                 |                                                |                     |            | -50                     | μА        | Max  | V <sub>OUT</sub> = 0.5 V                                                                                  |
| los <sup>5</sup> | Output Short-<br>Circuit Current                  | Standard6/<br>3-State<br>Buffers/<br>Line Dvrs | -60<br>-100         |            | -150<br>-225            | mA        | Max  | V <sub>OUT</sub> = 0 V                                                                                    |

<sup>1.</sup> Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. Unless otherwise stated on individual data sheets.

3. Typical characteristics refer to  $T_A = +25\,^{\circ}\text{C}$  and  $V_{CC} = +5.0\ \text{V}$ .

4. Min and Max refer to the values listed in the table of recommended operating conditions.

6. Standard refers to the totem-pole pull-up circuitry commonly used for the particular family, as distinguished from buffers, line drivers or 3-state outputs.

<sup>5.</sup> For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.